1. **Input format.** Configuration files allow this simulator to adapt itself to infinitely many possible combinations of hardware features. The purpose of the present module is to read a configuration file, check it for validity, and set up the relevant data structures.

All data in a configuration file consists simply of *tokens* separated by one or more units of white space, where a “token” is any sequence of non-space characters that doesn’t contain a percent sign. Percent signs and anything following them on a line are ignored; this convention allows a user to include comments in the file. Here’s a simple (but weird) example:

```plaintext
% Silly configuration
writebuffer 200
memaddresstime 100
Dcache associativity 4 lru
Dcache blocksize 1024
unit ODD 5555555555555555555555555555555555555555555555555555555555555555
unit EVEN aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
div 40 30 20 % three-stage divide
```

It means that (1) the write buffer has capacity for 200 octabytes; (2) the memory bus takes 100 cycles to process an address; (3) there’s a D-cache, in which each set has 4 blocks and the replacement policy is least-recently-used; (4) each block in the D-cache has 1024 bytes; (5) there are two functional units, one for all the odd-numbered opcodes and one for all the rest; (6) the division instructions take three pipeline stages, spending 40 cycles in the first stage, 30 in the second, and 20 in the last; (7) all other parameters have default values.

2. Four kinds of specifications can appear in a configuration file, according to the following syntax:

\[
\begin{align*}
\langle \text{specification} \rangle & \rightarrow \langle \text{PV spec} \rangle | \langle \text{cache spec} \rangle | \langle \text{pipe spec} \rangle | \langle \text{functional spec} \rangle \\
\langle \text{PV spec} \rangle & \rightarrow \langle \text{parameter} \rangle \langle \text{decimal value} \rangle \\
\langle \text{cache spec} \rangle & \rightarrow \langle \text{cache name} \rangle \langle \text{cache parameter} \rangle \langle \text{decimal value} \rangle \langle \text{policy} \rangle \\
\langle \text{pipe spec} \rangle & \rightarrow \langle \text{operation} \rangle \langle \text{pipeline times} \rangle \\
\langle \text{functional spec} \rangle & \rightarrow \text{unit} \langle \text{name} \rangle \langle 64\text{ hexadecimal digits} \rangle
\end{align*}
\]
A ⟨PV spec⟩ simply assigns a given value to a given parameter. The possibilities for ⟨parameter⟩ are as follows:

- **fetchbuffer** (default 4), maximum instructions in the fetch buffer; must be ≥ 1.
- **writebuffer** (default 2), maximum octabytes in the write buffer; must be ≥ 1.
- **reorderbuffer** (default 5), maximum instructions issued but not committed; must be ≥ 1.
- **renamerregs** (default 5), maximum partial results in the reorder buffer; must be ≥ 1.
- **memslots** (default 2), maximum store instructions in the reorder buffer; must be ≥ 1.
- **localregs** (default 256), number of local registers in ring; must be 256, 512, or 1024.
- **fetchmax** (default 2), maximum instructions fetched per cycle; must be ≥ 1.
- **dispatchmax** (default 1), maximum instructions issued per cycle; must be ≥ 1.
- **peekahead** (default 1), maximum lookahead for jumps per cycle.
- **commitmax** (default 1), maximum instructions committed per cycle; must be ≥ 1.
- **fremmax** (default 1), maximum reductions in FREM computation per cycle; must be ≥ 1.
- **denin** (default 1), extra cycles taken if a floating point input is subnormal.
- **denout** (default 1), extra cycles taken if a floating point result is subnormal.
- **writeholdingtime** (default 0), minimum number of cycles for data to remain in the write buffer.
- **memaddresstime** (default 20), cycles to process memory address; must be ≥ 1.
- **memreadtime** (default 20), cycles to read one memory busload; must be ≥ 1.
- **memwritetime** (default 20), cycles to write one memory busload; must be ≥ 1.
- **membusbytes** (default 8), number of bytes per memory busload; must be a power of 2 that is 8 or more.
- **branchpredictbits** (default 0), number of bits in each branch prediction table entry; must be ≤ 8.
- **branchaddressbits** (default 0), number of bits in instruction address used to index the branch prediction table.
- **branchhistorybits** (default 0), number of bits in branch history used to index the branch prediction table.
- **branchdualbits** (default 0), number of bits of instruction-address-xor-branch-history used to index the branch prediction table.
- **hardwarepagetable** (default 1), is zero if page table calculations must be emulated by the operating system.
- **disablesecurity** (default 0), is 1 if the hot-seat security checks are turned off. This option is used only for testing purposes; it means that the ‘s’ interrupt will not occur, and the ‘p’ interrupt will be signaled only when going from a nonnegative location to a negative one.
- **memchunksmax** (default 1000), maximum number of $2^{16}$-byte chunks of simulated memory; must be ≥ 1.
- **hashprime** (default 2003), prime number used to address simulated memory; must exceed memchunksmax, preferably by a factor of about 2.

The values of memchunksmax and hashprime affect only the speed of the simulator, not its results—unless a very huge program is being simulated. The stated defaults for memchunksmax and hashprime should be adequate for almost all applications.
4. A ⟨cache spec⟩ assigns a given value to a parameter affecting one of five possible caches:

⟨cache spec⟩ —→ ⟨cache name⟩⟨cache parameter⟩⟨decimal value⟩⟨policy⟩
⟨cache name⟩ —→ ITcache | DTcache | Icache | Dcache | Scache
⟨policy⟩ —→ ⟨empty⟩ | random | serial | pseudolru | lru

The possibilities for ⟨cache parameter⟩ are as follows:

- **associativity** (default 1), number of cache blocks per cache set; must be a power of 2. (A cache with associativity 1 is said to be “direct-mapped.”)
- **blocksize** (default 8), number of bytes per cache block; must be a power of 2, at least equal to the granularity, and at most equal to 8192. The blocksize of ITcache and DTcache must be 8.
- **setsize** (default 1), number of sets of cache blocks; must be a power of 2. (A cache with set size 1 is said to be “fully associative.”)
- **granularity** (default 8), number of bytes per “dirty bit,” used to remember which items of data have changed since they were read from memory; must be a power of 2 and at least 8. The granularity must be 8 if writeallocate is 0.
- **victimsizes** (default 0), number of cache blocks in the victim buffer, which holds blocks removed from the main cache sets; must be zero or a power of 2.
- **writeback** (default 0), is 1 in a “write-back” cache, which holds dirty data as long as possible; is 0 in a “write-through” cache, which cleans all data as soon as possible.
- **writeallocate** (default 0), is 1 in a “write-allocate” cache, which remembers all recently written data; is 0 in a “write-around” cache, which doesn’t make space for newly written data that fails to hit an existing cache block.
- **accessstime** (default 1), number of cycles to query the cache; must be ≥ 1. (Hits in the S-cache actually require twice the accesstime, once to query the tag and once to transmit the data.)
- **copyintime** (default 1), number of cycles to move a cache block from its input buffer into the cache proper; must be ≥ 1.
- **copyouttime** (default 1), number of cycles to move a cache block from the cache proper to its output buffer; must be ≥ 1.
- **ports** (default 1), number of processes that can simultaneous query the cache; must be ≥ 1.

The ⟨policy⟩ parameter should be nonempty only on cache specifications for parameters associativity and victimsizes. If no replacement policy is specified, random is the default. All four policies are equivalent when the associativity or victimsizes is 1; pseudolru is equivalent to lru when the associativity or victimsizes is 2.

The granularity, writeback, writeallocate, and copyouttime parameters affect the performance only of the D-cache and S-cache; the other three caches are read-only, so they never need to write their data.

The ports parameter affects the performance of the D-cache and DT-cache, and (if the PREGO command is used) the performance of the I-cache and IT-cache. The S-cache accommodates only one process at a time, regardless of the number of specified ports.

Only the translation caches (the IT-cache and DT-cache) are present by default. But if any specifications are given for, say, an I-cache, all of the unspecified I-cache parameters take their default values.

The existence of an S-cache (secondary cache) implies the existence of both I-cache and D-cache (primary caches for instructions and data). The block size of the secondary cache must not be less than the block size of the primary caches. The secondary cache must have the same granularity as the D-cache.
5. A \langle\text{pipe spec}\rangle governs the execution time of potentially slow operations.

\[
\begin{align*}
\langle\text{pipe spec}\rangle & \rightarrow \langle\text{operation}\rangle\langle\text{pipeline times}\rangle \\
\langle\text{pipeline times}\rangle & \rightarrow \langle\text{decimal value}\rangle | \langle\text{pipeline times}\rangle\langle\text{decimal value}\rangle
\end{align*}
\]

Here the \langle\text{operation}\rangle is one of the following:

- \text{mul0} through \text{mul8} (default 10); the values for \text{mul} j refer to products in which the second operand is less than \(2^8 j\), where \(j\) is as small as possible. Thus, for example, \text{mul1} applies to nonzero one-byte multipliers.
- \text{div} (default 60); this applies to integer division, signed and unsigned.
- \text{sh} (default 1); this applies to left and right shifts, signed and unsigned.
- \text{mux} (default 1); the multiplex operator.
- \text{sadd} (default 1); the sideways addition operator.
- \text{mor} (default 1); the boolean matrix multiplication operators \text{MOR} and \text{MXOR}.
- \text{fadd} (default 4); floating point addition and subtraction.
- \text{fmul} (default 4); floating point multiplication.
- \text{fdiv} (default 40); floating point division.
- \text{fsqrt} (default 40); floating point square root.
- \text{fint} (default 4); floating point integerization.
- \text{fix} (default 2); conversion from floating to fixed, signed and unsigned.
- \text{flot} (default 2); conversion from fixed to floating, signed and unsigned.
- \text{feps} (default 4); floating comparison with respect to epsilon.

In each case one can specify a sequence of pipeline stages, with a positive number of cycles to be spent in each stage. For example, a specification like \text{fmul 3 1} would say that a functional unit that supports FMUL takes a total of four cycles to compute the floating point product in two stages; it can start working on a second product after three cycles have gone by.

If a floating point operation has a subnormal input, \text{denin} is added to the time for the first stage. If a floating point operation has a subnormal result, \text{denout} is added to the time for the last stage.
6. The fourth and final kind of specification defines a functional unit:

$$\langle \text{functional spec} \rangle \rightarrow \text{unit} \langle \text{name} \rangle \langle 64 \text{ hexadecimal digits} \rangle$$

The symbolic name should be at most fifteen characters long. The 64 hexadecimal digits contain 256 bits, with ‘1’ for each supported opcode; the most significant (leftmost) bit is for opcode 0 (TRAP), and the least significant bit is for opcode 255 (TRIP).

For example, we can define a load/store unit (which handles register/memory operations), a multiplication unit (which handles fixed and floating point multiplication), a boolean unit (which handles only bitwise operations), and a more general arithmetic-logical unit, as follows:

```
unit LSU 00000000000000000000000000000000fffffffcfffffffc0000000000000000
unit MUL 000080f000000000000000000000000000000000000000000000000000000000
unit BIT 000000000000000000000000000000000000000000000000ffffffff00ff00ff0000
unit ALU f0000000ffffffffffffffffffffffff0000000300000003ffffffffffffffff
```

The order in which units are specified is important, because MMIX’s dispatcher will try to match each instruction with the first functional unit that supports its opcode. Therefore it is best to list more specialized units (like the BIT unit in this example) before more general ones; this lets the specialized units have first chance at the instructions they can handle.

There can be any number of functional units, having possibly identical specifications. One should, however, give each unit a unique name (e.g., ALU1 and ALU2 if there are two arithmetic-logical units), since these names are used in diagnostic messages.

Opcodes that aren’t supported by any specified unit will cause an emulation trap.

7. Full details about the significance of all these parameters can be found in the mmix-pipe module, which defines and discusses the data structures that need to be configured and initialized.

Of course the specifications in a configuration file needn’t make any sense, nor need they be practically achievable. We could, for example, specify a unit that handles only the two opcodes NXOR and DIVUI; we could specify 1-cycle division but pipelined 100-cycle shifts, or 1-cycle memory access but 100-cycle cache access. We could create a thousand rename registers and issue a hundred instructions per cycle, etc. Some combinations of parameters are clearly ridiculous.

But there remain a huge number of possibilities of interest, especially as technology continues to evolve. By experimenting with configurations that are extreme by present-day standards, we can see how much might be gained if the corresponding hardware could be built economically.
8. Basic input/output. Let’s get ready to program the MMIX_config subroutine by building some simple infrastructure. First we need some macros to print error messages.

```c
#define errprint0(f) fprintf(stderr, f)
#define errprint1(f, a) fprintf(stderr, f, a)
#define errprint2(f, a, b) fprintf(stderr, f, a, b)
#define errprint3(f, a, b, c) fprintf(stderr, f, a, b, c)
#define panic(x) { x; errprint0("!\n"); exit(-1); }
```

9. And we need a place to look at the input.

```c
#define BUF_SIZE 100 /* we don’t need long lines */

FILE *config_file; /* input comes from here */
char buffer[BUF_SIZE]; /* input lines go here */
char token[BUF_SIZE]; /* and tokens are copied to here */
char *buf_pointer = buffer; /* this is our current position */
bool token_prescanned; /* does token contain the next token already? */
```

See also sections 15 and 28.

This code is used in section 38.

10. The get_token routine copies the next token of input into the token buffer. After the input has ended, a final ‘end’ is appended.

```c
static void get_token ARGS((void));
static void get_token() /* set token to the next token of the configuration file */
{
    register char *p, *q;
    if (token_prescanned) { 
        token_prescanned = false; return;
    }

    while (1) { /* scan past white space */
        if (*buf_pointer == ' ' || *buf_pointer == '
' || *buf_pointer == '%') {
            if (~fgets(buffer, BUF_SIZE, config_file)) {
                strcpy(token, "end"); return;
            }

            if (strlen(buffer) == BUF_SIZE - 1 && buffer[BUF_SIZE - 2] != '
')
                panic(errprint1("config_file_line_too_long: %s...", buffer));
            buf_pointer = buffer;
        } else if (~isspace(*buf_pointer)) break;
        else buf_pointer++;
    }

    for (p = buf_pointer, q = token; ~isspace(*p) && *p != '%'; p++, q++) *q = *p;
    buf_pointer = p; *q = '\0';

    return;
}
```

See also sections 11, 16, 22, 23, 30, and 31.

This code is used in section 38.
11. The `get_int` routine is called when we wish to input a decimal value. It returns −1 if the next token isn’t a string of decimal digits.

(Subroutines 10) \(+=\)

```c
static int get_int ARGS((void));
static int get_int()
{
    int v;
    char *p;
    get_token();
    for (p = token, v = 0; *p >= '0' && *p <= '9'; p++) v = 10 * v + *p - '0';
    if (*p) return −1;
    return v;
}
```

12. A simple data structure makes it fairly easy to deal with parameter/value specifications.

(Type definitions 12) \(\equiv\)

```c
typedef struct {
    char name[20];  /* symbolic name */
    int *v;  /* internal name */
    int defval;  /* default value */
    int minval, maxval;  /* minimum and maximum legal values */
    bool power_of_two;  /* must it be a power of two? */
} pv_spec;
```

See also sections 13 and 14.

This code is used in section 38.

13. Cache parameters are a bit more difficult, but still not bad.

(Type definitions 12) \(\equiv\)

```c
typedef enum {
    assoc, blksz, setsz, vcts, wrb, wra, accnt, citm, cotm, prts
} c_param;

typedef struct {
    char name[20];  /* symbolic name */
    c_param v;  /* internal code */
    int defval;  /* default value */
    int minval, maxval;  /* minimum and maximum legal values */
    bool power_of_two;  /* must it be a power of two? */
} cpv_spec;
```

14. Operation codes are the easiest of all.

(Type definitions 12) \(\equiv\)

```c
typedef struct {
    char name[8];  /* symbolic name */
    int internal_opcode v;  /* internal code */
    int defval;  /* default value */
} op_spec;
```
15. Most of the parameters are external variables declared in the header file `mmix-pipe.h`; but some are private to this module. Here we define the main tables used below.

(Global variables 9) \[\equiv\]

\[
\begin{align*}
\text{int } & \text{ fetch.buf.size, write.buf.size, reorder.buf.size, mem.bus.bytes, hardware.PT}; \\
\text{int } & \text{ max.cycles } = 60; \\
\text{pv spec } & \text{ PV[]} = \\
& \{ \\
& \{"\text{fetchbuffer","fetch.buf.size}, 4, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{writebuffer","write.buf.size}, 2, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{reorderbuffer","reorder.buf.size}, 5, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{renamerregs"}, &\text{max.renameregs}, 5, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{memslots"}, &\text{max.mem_slots}, 2, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{localregs"}, &\text{bring.size}, 256, 256, 1024, \text{true}\}, \\
& \{"\text{fetchmax"}, &\text{fetch.max}, 2, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{dispatchmax"}, &\text{dispatch.max}, 1, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{peekahead"}, &\text{peekahead}, 1, 0, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{commitmax"}, &\text{commit.max}, 1, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{fremmax"}, &\text{frem.max}, 1, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{denin"}, &\text{denin.penalty}, 1, 0, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{denout"}, &\text{denout.penalty}, 1, 0, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{writeholdingtime"}, &\text{holding_time}, 0, 0, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{memaddrtimetype"}, &\text{mem_addr_time}, 20, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{memreadtime"}, &\text{mem_read_time}, 20, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{memwritetime"}, &\text{mem_write_time}, 20, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{membusbytes"}, &\text{mem.bus.bytes}, 8, 8, \text{INT\_MAX}, \text{true}\}, \\
& \{"\text{branchpredictbits"}, &\text{bp.n}, 0, 0, 8, \text{false}\}, \\
& \{"\text{branchaddressbits"}, &\text{bp.a}, 0, 0, 32, \text{false}\}, \\
& \{"\text{branchhistorybits"}, &\text{bp.b}, 0, 0, 32, \text{false}\}, \\
& \{"\text{branchdualbits"}, &\text{bp.c}, 0, 0, 32, \text{false}\}, \\
& \{"\text{hardwarepagetable"}, &\text{hardware.PT}, 1, 0, 1, \text{false}\}, \\
& \{"\text{disablesecurity"}, (\text{int } \ast) &\text{security.disabled}, 0, 0, 1, \text{false}\}, \\
& \{"\text{memchunkmax"}, &\text{mem.chunks.max}, 1000, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{hashprime"}, &\text{hash_prime}, 2003, 2, \text{INT\_MAX}, \text{false}\}\}:
\end{align*}
\]

\[
\text{cpv spec } CPV[] = \{\{"\text{associativity"}, \text{assoc}, 1, 1, \text{INT\_MAX}, \text{true}\}, \\
& \{"\text{blocksize"}, \text{blksz}, 8, 8, 8192, \text{true}\}, \\
& \{"\text{setsz"}, \text{setsz}, 1, 1, \text{INT\_MAX}, \text{true}\}, \\
& \{"\text{granularity"}, \text{gran}, 8, 8, 8192, \text{true}\}, \\
& \{"\text{victimsize"}, \text{vctsz}, 0, 0, \text{INT\_MAX}, \text{true}\}, \\
& \{"\text{writeback"}, \text{wrb}, 0, 0, 1, \text{false}\}, \\
& \{"\text{writeallocate"}, \text{wra}, 0, 0, 1, \text{false}\}, \\
& \{"\text{accessctime"}, \text{acctm}, 1, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{copyintime"}, \text{citm}, 1, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{copyouttime"}, \text{cotm}, 1, 1, \text{INT\_MAX}, \text{false}\}, \\
& \{"\text{ports"}, \text{prs}, 1, 1, \text{INT\_MAX}, \text{false}\}\};
\]

\[
\text{op spec } OP[] = \{\{"\text{mul0"}, \text{mul0}, 10\}, \{\text{mul1"}, \text{mul1}, 10\}, \{\text{mul2"}, \text{mul2}, 10\}, \{\text{mul3"}, \text{mul3}, 10\}, \\
& \{\text{mul4"}, \text{mul4}, 10\}, \{\text{mul5"}, \text{mul5}, 10\}, \{\text{mul6"}, \text{mul6}, 10\}, \{\text{mul7"}, \text{mul7}, 10\}, \{\text{mul8"}, \text{mul8}, 10\}, \\
& \{\text{div"}, \text{div}, 60\}, \{\text{sh"}, \text{sh}, 1\}, \{\text{mulx"}, \text{mulx}, 1\}, \{\text{add"}, \text{add}, 1\}, \{\text{or"}, \text{or}, 1\}, \\
& \{\text{add"}, \text{add}, 4\}, \{\text{fmul"}, \text{fmul}, 4\}, \{\text{fdiv"}, \text{fdiv}, 40\}, \{\text{fsqrt"}, \text{fsqrt}, 40\}, \{\text{fint"}, \text{fint}, 4\}, \\
& \{\text{fix"}, \text{fix}, 2\}, \{\text{flot"}, \text{flot}, 2\}, \{\text{feps"}, \text{feps}, 4\}\};
\]

\[
\text{int } PV\_size, CPV\_size, OP\_size; \quad \text{/* the number of entries in PV, CPV, OP */}
\]
16. The new_cache routine creates a cache structure with default values. (These default values are “hard-wired” into the program, not actually read from the CPV table.)

The new_cache routine creates a cache structure with default values. (These default values are “hard-wired” into the program, not actually read from the CPV table.)

( Subroutines 10 ) +≡

static cache *new_cache ARGS((char *));
static cache *new_cache(name)

{ register cache *c = (cache *) calloc(1, sizeof(cache));
  if (!c) panic(errprint1("Can’t allocate %s", name));
  c->aa = 1; /* default associativity, should equal CPV[0].defval */
  c->bb = 8; /* default blocksize */
  c->cc = 1; /* default setsize */
  c->gg = 8; /* default granularity */
  c->vv = 0; /* default victimsize */
  c->repl = random; /* default replacement policy */
  c->vrepl = random; /* default victim replacement policy */
  c->access_time = c->copy_in_time = c->copy_out_time = 1;
  c->filler.ctl = &c->filler.ctl;
  c->filler.ctl.ptr_a = (void *) c;
  c->filler.ctl.go.o.l = 4;
  c->flusher.ctl = &c->flusher.ctl;
  c->flusher.ctl.ptr_a = (void *) c;
  c->flusher.ctl.go.o.l = 4;
  c->ports = 1;
  c->name = name;
  return c;
}

17. ( Initialize to defaults 17 ) +≡

PV_size = (sizeof PV)/sizeof(pv_spec);
CPV_size = (sizeof CPV)/sizeof(cpv_spec);
OP_size = (sizeof OP)/sizeof(op_spec);
ITcache = new_cache("ITcache");
DTcache = new_cache("DTcache");
Icache = Dcache = Scache = 0;
for (j = 0; j < PV_size; j++) *(PV[j].v) = PV[j].defval;
for (j = 0; j < OP_size; j++) {
  pipe_seq(OP[j].v)[0] = OP[j].defval;
  pipe_seq(OP[j].v)[1] = 0; /* one stage */
}

This code is used in section 38.
18. **Reading the specs.** Before we’re ready to process the configuration file, we need to count the number of functional units, so that we know how much space to allocate for them.

A special background unit is always provided, just to make sure that TRAP and TRIP instructions are handled by somebody.

(Count and allocate the functional units 18 )

```c
funit_count = 0;
while (strcmp(token, "end") != 0) {
    get_token();
    if (strcmp(token, "unit") == 0) {
        funit_count++;
        get_token();
        get_token(); /* a unit might be named unit or end */
    }
}
funit = (func *) calloc(funit_count + 1, sizeof(func));
if (!funit) panic(errprint0("Can't allocate the functional units"));
strcpy(funit[funit_count].name, "%%");
funit[funit_count].ops[0] = #80000000; /* TRAP */
funit[funit_count].ops[7] = #1; /* TRIP */
```

This code is used in section 38.

19. Now we can read the specifications and obey them. This program doesn’t bother to be very tolerant of errors, nor does it try to be very efficient.

Incidentally, the specifications don’t have to be broken into individual lines in any meaningful way. We simply read them token by token.

(Record all the specs 19 )

```c
REWIND(config_file);
funit_count = 0;
while (strcmp(token, "end") != 0) {
    get_token();
    if (strcmp(token, "end") == 0) break;
    (If token is a parameter name, process a PV spec 20);
    (If token is a cache name, process a cache spec 21);
    (If token is an operation name, process a pipe spec 24);
    if (strcmp(token, "unit") == 0) (Process a functional spec 25);
    panic(errprint1("Configuration syntax error: Specification can't start with \"%%\", token"));
}
```

This code is used in section 38.
20. (If \textit{token} is a parameter name, process a PV spec 20) ≡ 
   for (j = 0; j < PV\_size; j++)
   if (stremp(token, PV[j].name) ≡ 0) {
     n = get_int();
     if (n < PV[j].minval)
       panic(errprint2("Configuration\_error: \textit{\%s} _must_ be_\geq_\textit{\%d}", PV[j].name, PV[j].minval));
     if (n > PV[j].maxval)
       panic(errprint2("Configuration\_error: \textit{\%s} _must_ be_\leq_\textit{\%d}", PV[j].name, PV[j].maxval));
     if (PV[j].power_of_two ∧ (n & (n − 1)))
       panic(errprint1("Configuration\_error: \textit{\%s} _must_ be_\text{\_power_\_of_\_2}\_\textit{\%d}", PV[j].name));
     *(PV[j].v) = n;
     break;
   }
   if (j < PV\_size) continue;

This code is used in section 19.

21. (If \textit{token} is a cache name, process a cache spec 21) ≡ 
   if (stremp(token, "ITcache") ≡ 0) {
     pcs(ITcache); continue;
   } else if (stremp(token, "DTcache") ≡ 0) {
     pcs(DTcache); continue;
   } else if (stremp(token, "Icache") ≡ 0) {
     if (¬Icache) Icache = new_cache("Icache");
     pcs(Icache); continue;
   } else if (stremp(token, "Dcache") ≡ 0) {
     if (¬Dcache) Dcache = new_cache("Dcache");
     pcs(Dcache); continue;
   } else if (stremp(token, "Scache") ≡ 0) {
     if (¬Scache) Scache = new_cache("Scache");
     pcs(Scache); continue;
   }

This code is used in section 19.

22. (Subroutines 10) +≡

\begin{verbatim}
static void ppol ARGS((replace\_policy *));
static void ppol(rr) /* subroutine to scan for a replacement policy */
  replace\_policy *rr;
{
  get\_token();
  if (stremp(token, "random") ≡ 0) *rr = random;
  else if (stremp(token, "serial") ≡ 0) *rr = serial;
  else if (stremp(token, "pseudolru") ≡ 0) *rr = pseudo\_lru;
  else if (stremp(token, "lru") ≡ 0) *rr = lru;
  else token\_prescanned = true; /* oops, we should rescan that token */
}
\end{verbatim}


```c
23. ⟨Subroutines 10⟩ +≡
static void pcs ARGS((cache *));
static void pcs(c) /* subroutine to process a cache spec */
   cache *c;
{
    register int j, n;
    get_token();
    for (j = 0; j < CPV_size; j++)
      if (strcmp(token, CPV[j].name) ≡ 0) break;
    if (j ≡ CPV_size)
      panic(errprint1("Configuration syntax error:\%s isn’t a cache parameter name", token));
    n = get_int();
    if (n < CPV[j].minval)
      panic(errprint2("Configuration error:\%s must be >= \%d", CPV[j].name, CPV[j].minval));
    if (n > CPV[j].maxval)
      panic(errprint2("Configuration error:\%s must be <= \%d", CPV[j].name, CPV[j].maxval));
    if (CPV[j].power_of_two ∧ (n ∧ (n − 1)))
      panic(errprint1("Configuration error:\%s must be power of \%2", CPV[j].name));
    switch (CPV[j].v) {
      case assoc: c aa = n; ppol(&c repl); break;
      case blksz: c bb = n; break;
      case setsz: c cc = n; break;
      case gran: c gg = n; break;
      case vctsz: c vv = n; ppol(&c vrepl); break;
      case wrb: c mode = (c mode & ~WRITE_BACK) + n * WRITE_BACK; break;
      case wra: c mode = (c mode & ~WRITE_ALLOC) + n * WRITE_ALLOC; break;
      case acctm: if (n > max cycs) max cycs = n;
        c access time = n; break;
      case citm: if (n > max cycs) max cycs = n;
        c copy in time = n; break;
      case cotm: if (n > max cycs) max cycs = n;
        c copy out time = n; break;
      case prts: c ports = n; break;
    }
  }
```
24. (If \textit{token} is an operation name, process a pipe spec 24) ≡
   for \((j = 0; j < \text{OP size}; j++)\)
   if \((\text{strcmp(token, OP[j].name)} ≡ 0)\) {
     for \((i = 0; i++;)\) {
       \(n = \text{get_int}();\)
       if \((n < 0)\) \textbf{break};
       if \((n ≡ 0)\) \textbf{panic(}errprint0("Configuration_error: Pipeline cycles must be positive");
       if \((n > \text{max cycs})\) \textbf{max cycs} = n;
       if \((i ≥ \text{pipe limit})\)
       panic(errprint1("Configuration_error: More than \%d pipeline stages", \text{pipe limit}));
       \textbf{pipe seq}[OP[j].v][i] = n;
       } \textbf{token prescanned} = true;
   } \textbf{break};
   if \((j < \text{OP size})\) \textbf{continue};
   \}
This code is used in section 19.

25. (Process a functional spec 25) ≡
   \{ \textbf{get_token();}\)
   if \((\text{strlen}(\text{token}) > 15)\)
     panic(errprint1("Configuration_error: \%s is more than 15 characters long", \text{token});
   \textbf{strcpy(funit[funit_count].name, token);}
   \textbf{get_token();}
   if \((\text{strlen}(\text{token}) \neq 64)\)
     panic(errprint1("Configuration_error: unit \%s doesn’t have 64 hex digit specs", \text{funit[funit_count].name});)
   \textbf{for (i = j = n = 0; j < 64; j++) }{
     if \((\text{strlen(token)} ≥ '0' ∧ \text{token[j]} ≤ '9')\) \(n = (n << 4) + (\text{token[j]} - '0');\)
     else if \((\text{token[j]} ≥ 'a' ∧ \text{token[j]} ≤ 'f')\) \(n = (n << 4) + (\text{token[j]} - 'a' + 10);\)
     else if \((\text{token[j]} ≥ 'A' ∧ \text{token[j]} ≤ 'F')\) \(n = (n << 4) + (\text{token[j]} - 'A' + 10);\)
     else panic(errprint1("Configuration_error: \%c is not a hex digit", \text{token[j]}));
   if \((j ≡ \#7)\) \textbf{funit[funit_count].ops}[i++] = n, n = 0;
   } \textbf{funit_count}++;
\textbf{continue};
\}
This code is used in section 19.
26. Checking and allocating. The battle is only half over when we’ve absorbed all the data of the configuration file. We still must check for interactions between different quantities, and we must allocate space for cache blocks, coroutines, etc.

One of the most difficult tasks facing us is to determine the maximum number of pipeline stages needed by each functional unit. Let’s tackle that first.

Allocate coroutines in each functional unit 26

\[\text{Allocate coroutines in each functional unit } 26 \equiv\]
\[
\text{for } (j = 0; j \leq \text{funit} \_\text{count}; j++) \{ \\
\text{Determine the number of stages, } n, \text{ needed by funit}[j]; \\
\text{funit}[j].k = n; \\
\text{funit}[j].\text{co} = (\text{coroutine } \ast) \text{ calloc}(n, \text{sizeof(coroutine)}); \\
\text{for } (i = 0; i < n; i++) \{ \\
\text{funit}[j].\text{co}[i].\text{name} = \text{funit}[j].\text{name}; \\
\text{funit}[j].\text{co}[i].\text{stage} = i + 1; \\
\}
\}
\]
This code is used in section 38.

Build table of pipeline stages needed for each opcode 27

\[\text{Build table of pipeline stages needed for each opcode } 27 \equiv\]
\[
\text{for } (j = \text{div}; j \leq \text{max\_pipe\_op}; j++) \text{ int\_stages} [j] = (\text{int}) \text{ strlen}((\text{char } \ast) \text{ pipe\_seq}[j]); \\
\text{for } (j = \text{div}; j \leq \text{max\_real\_command}; j++) \text{ int\_stages} [j] = 1; \\
\text{for } (j = \text{mul0}, n = 0; j \leq \text{mul8}; j++) \\
\text{if } (\text{strlen}((\text{char } \ast) \text{ pipe\_seq}[j])) > (\text{unsigned int}) n \text{ } n = (\text{int}) \text{ strlen}((\text{char } \ast) \text{ pipe\_seq}[j]); \\
\text{int\_stages}[\text{mul}] = n; \\
\text{int\_stages}[\text{ld}] = \text{int\_stages}[\text{st}] = \text{int\_stages}[\text{frem}] = 2; \\
\text{for } (j = 0; j < 256; j++) \text{ stages} [j] = \text{int\_stages}[\text{int\_op}[j]]; \\
\]
This code is used in section 26.
28. The \texttt{int\_op} conversion table is similar to the \texttt{internal\_op} array of the \texttt{MMIX\_run} routine, but it replaces \texttt{divu} by \texttt{div}, \texttt{fsub} by \texttt{fadd}, etc. (Global variables 9) \equiv

\begin{verbatim}
  internal_opcode int\_op[256] = {
    \ldots
  }
\end{verbatim}

29. (Determine the number of stages, \(n\), needed by \texttt{funit[j]} 29) \equiv

\begin{verbatim}
  int int\_stages[max\_real\_command + 1]; /* stages as function of internal\_opcode */
  int stages[256]; /* stages as function of mmix\_opcode */
\end{verbatim}
30. The next hardest thing on our agenda is to set up the cache structure fields that depend on the parameters. For example, although we have defined the parameter in the $bb$ field (the block size), we also need to compute the $b$ field (log of the block size), and we must create the cache blocks themselves.

(Subroutines 10) +≡

```c
static int lg ARGS((int));
static int lg(n) /* compute binary logarithm */
    int n;
    { register int j, l;
        for (j = n, l = 0; j ≥ 1) l++;
        return l - 1;
    }
```

31. (Subroutines 10) +≡

```c
static void alloc_cache ARGS((cache *, char *));
static void alloc_cache(c, name)
    cache *c;
    char *name;
    { register int j, k;
        if (c−bb < c−gg)
            panic(errprint1("Configuration_error: blocksize of %s is less than granularity", name));
        if (name[1] ≡ 'T' ∧ c−bb ≠ 8)
            panic(errprint1("Configuration_error: blocksize of %s must be 8", name));
        c−a = lg(c−aa);
        c−b = lg(c−bb);
        c−c = lg(c−cc);
        c−g = lg(c−gg);
        c−v = lg(c−vv);
        c−tagmask = −(1 ≷ (c−b + c−c));
        if (c−a + c−b + c−c ≥ 32)
            panic(errprint1("Configuration_error: %s has > = %d gigabytes of data", name, c−gg));
        if (c−gg ≠ 8 ∧ ¬(c−mode & WRITE_ALLOC))
            panic(errprint2("Configuration_error: %s does write-around with granularity %d", name, c−gg));
        { Allocate the cache sets for cache c 32;
            if (c−vv) (Allocate the victim cache for cache c 33);
            c−inbuf.dirty = (char *) calloc(c−bb ≷ c−g, sizeof(char));
            if (!c−inbuf.dirty) panic(errprint1("Can't allocate dirty bits for inbuffer of %s", name));
            c−inbuf.data = (octa *) calloc(c−bb ≷ 3, sizeof(octa));
            if (!c−inbuf.data) panic(errprint1("Can't allocate data for inbuffer of %s", name));
            c−outbuf.dirty = (char *) calloc(c−bb ≷ c−g, sizeof(char));
            if (!c−outbuf.dirty)
                panic(errprint1("Can't allocate dirty bits for outbuffer of %s", name));
            c−outbuf.data = (octa *) calloc(c−bb ≷ 3, sizeof(octa));
            if (!c−outbuf.data) panic(errprint1("Can't allocate data for outbuffer of %s", name));
            if (name[0] ≠ 'S') { Allocate reader coroutines for cache c 34; }
        }
    }
```
32. \#define sign_bit *
(Allocate the cache sets for cache \texttt{c 32}) \equiv
\begin{verbatim}
c-set = (cacheseet *) calloc(c-cc, sizeof(cacheseet));
if (!c-set) panic(errprint1("Can’t allocate cacheseet", name));
for (j = 0; j < c-cc; j++) {
    c-set[j] = (cacheblock *) calloc(c-aa, sizeof(cacheblock));
    if (!c-set[j]) panic(errprint2("Can’t allocate cacheblock", j, name));
    for (k = 0; k < c-aa; k++) {
        c-set[j][k].tag.h = sign_bit;  // invalid tag */
        c-set[j][k].dirty = (char *) calloc(c-bb \& c-g, sizeof(char));
        if (!c-set[j][k].dirty)
            panic(errprint2("Can’t allocate dirty", j, name));
        c-set[j][k].data = (octa *) calloc(c-bb \& 3, sizeof(octa));
        if (!c-set[j][k].data)
            panic(errprint2("Can’t allocate data", j, name));
    }
}
\end{verbatim}
This code is used in section 31.

33. (Allocate the victim cache for cache \texttt{c 33}) \equiv
\begin{verbatim}
c-victim = (cacheblock *) calloc(c-ww, sizeof(cacheblock));
if (!c-victim) panic(errprint1("Can’t allocate cacheblock", name));
for (k = 0; k < c-ww; k++) {
    c-victim[k].tag.h = sign_bit;  // invalid tag */
    c-victim[k].dirty = (char *) calloc(c-bb \& c-g, sizeof(char));
    if (!c-victim[k].dirty)
        panic(errprint2("Can’t allocate dirty", k, name));
    c-victim[k].data = (octa *) calloc(c-bb \& 3, sizeof(octa));
    if (!c-victim[k].data)
        panic(errprint2("Can’t allocate data", k, name));
}
\end{verbatim}
This code is used in section 31.

34. (Allocate reader coroutines for cache \texttt{c 34}) \equiv
\begin{verbatim}
c-reader = (coroutine *) calloc(c-ports, sizeof(coroutine));
if (!c-reader) panic(errprint1("Can’t allocate coroutine", name));
for (j = 0; j < c-ports; j++) {
    c-reader[j].stage = vanish;
}
\end{verbatim}
This code is used in section 31.
This code is used in section 35.

Allocate the caches 35)

```c
alloc_cache(ITcache, "ITcache");
ITcache-filler.name = "ITfiller"; ITcache-filler.stage = fill_from_virt;
alloc_cache(DTcache, "DTcache");
DTcache-filler.name = "DTfiller"; DTcache-filler.stage = fill_from_virt;
if (Icache) {
    alloc_cache(Icache, "Icache");
    Icache-filler.name = "Ifiller"; Icache-filler.stage = fill_from_mem;
}
if (Dcache) {
    alloc_cache(Dcache, "Dcache");
    Dcache-filler.name = "Dfiller"; Dcache-filler.stage = fill_from_mem;
    Dcache-flusher.name = "Dflusher"; Dcache-flusher.stage = flush_to_mem;
}
if (Scache) {
    alloc_cache(Scache, "Scache");
    if (Scache-`bb < Icache-`bb)
        panic(erroprint0("Configuration_error::Scache blocks smaller than Icache blocks");
    if (Scache-`bb < Dcache-`bb)
        panic(erroprint0("Configuration_error::Scache blocks smaller than Dcache blocks");
    if (Scache-`gg ≠ Dcache-`gg)
        panic(erroprint0("Configuration_error::Scache granularity differs from the Dcache");
    Icache-filler.stage = fill_from_S;
    Dcache-filler.stage = fill_from_S; Dcache-flusher.stage = flush_to_S;
    Scache-filler.name = "Sfiller"; Scache-filler.stage = fill_from_mem;
    Scache-flusher.name = "Sflusher"; Scache-flusher.stage = flush_to_mem;
}
```

This code is used in section 38.

36. Now we are nearly done. The only nontrivial task remaining is to allocate the ring of queues for coroutine scheduling; for this we need to determine the maximum waiting time that will occur between scheduler and schedule.

```
Allocate the scheduling queue 36)

bus_words = mem_bus_bytes => 3;
j = (mem_read_time < mem_write_time ? mem_write_time : mem_read_time);
n = 1;
if (Scache ∧ Scache-`bb > n) n = Scache-`bb;
if (Icache ∧ Icache-`bb > n) n = Icache-`bb;
if (Dcache ∧ Dcache-`bb > n) n = Dcache-`bb;
n = mem_addr.time + ((int)(n + bus_words - 1)/bus_words) * j;
if (n > max_cyces) max_cyces = n; /* now max_cyces bounds the waiting time */
ring_size = max_cyces + 1;
ring = (coroutine *) alloc(ring_size, sizeof(coroutine));
if (~ring) panic(erroprint0("Can't allocate the scheduling ring");
{ register coroutine *p;
    for (p = ring; p < ring + ring_size; p++) {
        p-name = "; /* header nodes are nameless */
        p-stage = max_stage;
    }
}
```

This code is used in section 38.
MMIX-CONFIG CHECKING AND ALLOCATING

37. Touch up last-minute trivia

if (hash_prime ≤ mem_chunks_max)
    panic(errprint0("Configuration_error::hashprime_must_exceed_memchunksmax"));
mem_hash = (chunknode *) calloc(hash_prime + 1, sizeof(chunknode));
if (!mem_hash) panic(errprint0("Can’t allocate the hash table"));
mem_hash[0].chunk = (octa *) calloc(1 ≤ 13, sizeof(octa));
if (!mem_hash[0].chunk) panic(errprint0("Can’t allocate chunk 0"));
mem_hash[hash_prime].chunk = (octa *) calloc(1 ≤ 13, sizeof(octa));
if (!mem_hash[hash_prime].chunk) panic(errprint0("Can’t allocate chunk 0"));
mem_chunks = 1;

fetch_bot = (fetch *) calloc(fetch_buf_size + 1, sizeof(fetch));
if (!fetch_bot) panic(errprint0("Can’t allocate fetch buffer"));
fetch_top = fetch_bot + fetch_buf_size;
reorder_bot = (control *) calloc(reorder_buf_size + 1, sizeof(control));
if (!reorder_bot) panic(errprint0("Can’t allocate the reorder buffer"));
reorder_top = reorder_bot + reorder_buf_size;
wbuf_bot = (write_node *) calloc(wbuf_size + 1, sizeof(write_node));
if (!wbuf_bot) panic(errprint0("Can’t allocate write buffer"));
wbuf_top = wbuf_bot + wbuf_size;
if (bp_n ≡ 0) bp_table = Λ;
else {
    /* a branch prediction table is desired */
    if (bp_a + bp_b + bp_c ≥ 31)
        panic(errprint0("Configuration_error::Branch table has_a=8..2_2 gigabytes_of_data"));
    bp_table = (char *) calloc(1 ≤ (bp_a + bp_b + bp_c), sizeof(char));
    if (!bp_table) panic(errprint0("Can’t allocate the branch table"));
}

l = (specnode *) calloc(lring_size, sizeof(specnode));
if (!l) panic(errprint0("Can’t allocate local_registers"));

j = bus_words;
if (Icache ∧ (Icache-bb ≥ 3) ∧ i = Icache-bb ≥ 3;
    fetched = (octa *) calloc(j, sizeof(octa));
    if (!fetched) panic(errprint0("Can’t allocate prefetch buffer"));
    dispatch_stat = (int *) calloc(dispatch_max + 1, sizeof(int));
    if (!dispatch_stat) panic(errprint0("Can’t allocate dispatch_counts"));
    no_hardware_PT = 1 − hardware_PT;

This code is used in section 38.
38. Putting it all together. Here then is the desired configuration subroutine.

```c
#include <stdio.h>  /* fopen, fgets, scanf, rewind */
#include <stdlib.h>  /* calloc, exit */
#include <ctype.h>   /* isspace */
#include <string.h>  /* strcpy, strlen, strcmp */
#include <limits.h>  /* INT_MAX */
#include "mmix-pipe.h"

(Type definitions 12)
(Global variables 9)
(Subroutines 10)

void MMIX_config(filename)
  char *filename;
{
  register int i, j, n;
  config_file = fopen(filename, "r");
  if (~config_file) panic(errprint1("Can't open configuration file %s", filename));
  (Initialize to defaults 17);
  (Count and allocate the functional units 18);
  (Record all the specs 19);
  (Allocate coroutines in each functional unit 26);
  (Allocate the caches 35);
  (Allocate the scheduling queue 36);
  (Touch up last-minute trivia 37);
}```
39. Index.

%: 18.
aa: 16, 23, 31, 32.
access_time: 16, 23.
acctm: 13, 15, 23.
add: 28.
addu: 28.
alloc_cache: 31, 35.
and: 28.
andn: 28.
ARGS: 10, 11, 16, 22, 23, 30, 31.
assoc: 13, 15, 23.
bb: 16, 23, 30, 31, 32, 33, 35, 36, 37.
bdif: 28.
blksz: 13, 15, 23.
bp_a: 15, 37.
bp_b: 15, 37.
bp_c: 15, 37.
bp_n: 15, 37.
bp_table: 37.
br: 28.
buf_pointer: 9, 10.
BUF_SIZE: 9, 10.
buffer: 9, 10.
bus_words: 36, 37.
c_param: 13.
cachedset: 32, 33.
cacheset: 32.
call: 16, 18, 26, 31, 32, 33, 34, 36, 37, 38.
Can't allocate...: 16, 18, 31, 32, 33, 34, 36, 37, 38.
Can't open...: 38.
cc: 16, 23, 31, 32.
chunk: 37.
chunknode: 37.
citm: 13, 15, 23.
cmp: 28.
cmpu: 28.
cn: 28.
commit_max: 15.
config file line...: 10.
config_file: 9, 10, 19, 38.
Configuration syntax error...: 19, 23.
control: 37.
copy_in_time: 16, 23.
copy_out_time: 16, 23.
coroutine: 26, 34, 36.
cotr: 13, 15, 23.
CPV: 15, 16, 17, 23.

CPV_size: 15, 17, 23.
cpv_spec: 13, 15, 17.
cset: 28.
ctl: 16.
data: 31, 32, 33.
Dcache: 17, 21, 35, 36.
defal: 12, 13, 14, 16, 17.
denin_penalty: 15.
denout_penalty: 15.
dirty: 31, 32, 33.
dispact_max: 15, 37.
dispact_stat: 37.
div: 15, 27, 28.
divu: 28.
DTrache: 17, 21, 35.
emulation: 6.
errprint0: 8, 18, 24, 35, 36, 37.
errprint1: 8, 10, 16, 19, 20, 23, 24, 25, 29, 31, 32, 33, 34, 38.
errprint2: 8, 20, 23, 31, 32, 33.
error: 32.
exit: 8, 38.
add: 15, 28.
false: 10, 15.
fcmp: 28.
fdiv: 15, 28.
feps: 15, 28.
fetch: 37.
fetch_bot: 37.
fetch_by_size: 15, 37.
fetch_max: 15.
fetch_top: 37.
fetched: 37.
fgets: 10, 38.
filename: 38.
fill_from_mem: 35.
fill_from_S: 35.
fill_from_virt: 35.
filler: 16, 35.
filler_cmy: 16.
fmt: 15, 28.
fix: 15, 28.
flot: 15, 28.
flush_to_mem: 35.
flush_to_S: 35.
flusher: 16, 35.
flusher_cmy: 16.
fmtu: 15, 28.
fprintf: 8.
freopen: 38.
flush: 27, 28.
frem_max: 15.
fsqrt: 15, 28.
fsub: 28.
func: 18.
funeq: 28.
funit: 18, 25, 26, 29.
funit_count: 18, 19, 25, 26.
get: 28.
get_int: 11, 20, 23, 24.
get_token: 10, 11, 18, 19, 22, 23, 25.
gg: 16, 23, 31, 35.
go: 16, 28.
gran: 13, 15, 23.
hardware_PR: 15, 37.
hash_prime: 15, 37.
holding_time: 15.
i: 38.
lcache: 17, 21, 35, 36, 37.
inbuf: 31.
INT_MAX: 15, 38.
int_op: 27, 28.
int_stages: 27, 28.
internal_op: 28.
internal_opcode: 14, 28.
isspace: 10, 38.
ITcache: 17, 21, 35.
j: 23, 30, 31, 38.
k: 31.
l: 30.
ld: 27, 28.
lq: 30, 31.
lring_size: 15, 37.
lr: 22.
max_cycs: 15, 23, 24, 36.
max_mem_slots: 15.
max_pipeline: 27.
max_real_command: 27, 28.
max_rename_regs: 15.
max_stage: 36.
maxval: 12, 13, 20, 23.
mem_addr_time: 15, 36.
mem_bus_bytes: 15, 36.
mem_chunks: 37.
mem_chunks_max: 15, 37.
mem_hash: 37.
mem_read_time: 15, 36.
mem_write_time: 15, 36.
mival: 12, 13, 20, 23.
MMIX_config: 8, 38.
mix_opcode: 28.
mor: 15, 28.
mul: 27, 28.
mul0: 15, 27.
mul1: 15.
mul2: 15.
mul3: 15.
mul4: 15.
mul5: 15.
mul6: 15.
mul7: 15.
mul8: 15, 27.
max: 15, 28.
n: 23, 30, 38.
name: 12, 13, 14, 16, 18, 20, 23, 24, 25, 26, 29, 31, 32, 33, 34, 35, 36.
new_cache: 16, 17, 21.
no_hardware_PT: 37.
noop: 28.
nor: 28.
nxor: 28.
octay: 31, 32, 33, 37.
odif: 28.
OP: 15, 17, 24.
OP_size: 15, 17, 24.
op_spec: 14, 15, 17.
ops: 18, 25, 29.
or: 28.
orn: 28.
outbuf: 31.
p: 10, 11, 36.
panic: 8, 10, 16, 18, 19, 20, 23, 24, 25, 29, 31, 32, 33, 34, 35, 36, 37, 38.
pbr: 28.
pcs: 21, 23.
peekahead: 15.
pipe_limit: 24.
pipe_seq: 17, 24, 27.
pop: 28.
ports: 16, 23, 34.
power_of_two: 12, 13, 20, 23.
popol: 22, 23.
prego: 28.
prts: 13, 15, 23.
pseudo_lru: 23.
ptr_a: 16.
pushq: 28.
pushq: 28.
pat: 28.
PV: 15, 17, 20.
PV_size: 15, 17, 20.
pv_spec: 12, 15, 17.
q: 10.
random: 16, 22.
reader: 34.
reorder_bot: 37.
reorder_buf_size: 15, 37.
reorder_top: 37.
repl: 16, 23.
replace_policy: 22.
resume: 28.
rewind: 19, 38.
ring: 36.
ring_size: 36.
rr: 22.
sadd: 15, 28.
Scache: 17, 21, 35, 36.
security_disabled: 15.
serial: 22.
set: 28, 32.
setsz: 13, 15, 23.
sh: 15, 28.
sign_bit: 32, 33.
specnode: 37.
sscanf: 38.
st: 27, 28.
stage: 26, 34, 35, 36.
stages: 27, 28, 29.
stderr: 8.
strcmp: 18, 19, 20, 21, 22, 23, 24, 38.
strcpy: 10, 18, 25, 38.
strlen: 10, 25, 27, 38.
sub: 28.
subu: 28.
sync: 28.
tag: 32, 33.
tagmask: 31.
tdif: 28.
token: 9, 10, 11, 18, 19, 20, 21, 22, 23, 24, 25.
token_prescanned: 9, 10, 22, 24.
trap: 28.
trip: 28.
true: 15, 22, 24.
unsave: 28.
v: 11, 12, 13, 14.
vansh: 34.
vectsz: 13, 15, 23.
victim: 33.
vrepl: 16, 23.
whbuf_bot: 37.
whbuf_top: 37.
wdif: 28.
wra: 13, 15, 23.
Allocate coroutines in each functional unit (26)  Used in section 38.
Allocate reader coroutines for cache c (34)  Used in section 31.
Allocate the cache sets for cache c (32)  Used in section 31.
Allocate the caches (35)  Used in section 38.
Allocate the scheduling queue (36)  Used in section 38.
Allocate the victim cache for cache c (33)  Used in section 31.
Build table of pipeline stages needed for each opcode (27)  Used in section 26.
Count and allocate the functional units (18)  Used in section 38.
Determine the number of stages, \( n \), needed by \( \text{funit}[j] \) (29)  Used in section 26.
Global variables (9, 15, 28)  Used in section 38.
If \( \text{token} \) is a cache name, process a cache spec (21)  Used in section 19.
If \( \text{token} \) is a parameter name, process a PV spec (20)  Used in section 19.
If \( \text{token} \) is an operation name, process a pipe spec (24)  Used in section 19.
Initialize to defaults (17)  Used in section 38.
Record all the specs (19)  Used in section 38.
Subroutines (10, 11, 16, 22, 23, 30, 31)  Used in section 38.
Touch up last-minute trivia (37)  Used in section 38.
Type definitions (12, 13, 14)  Used in section 38.
Input format ................................................................. 1 1
Basic input/output ....................................................... 8 6
Reading the specs ......................................................... 18 10
Checking and allocating ............................................... 26 14
Putting it all together ................................................... 38 20
Index ................................................................. 39 21

© 1999 Donald E. Knuth

This file may be freely copied and distributed, provided that no changes whatsoever are made. All users are asked to help keep the MMIXware files consistent and “uncorrupted,” identical everywhere in the world. Changes are permissible only if the modified file is given a new name, different from the names of existing files in the MMIXware package, and only if the modified file is clearly identified as not being part of that package. (The CWEB system has a “change file” facility by which users can easily make minor alterations without modifying the master source files in any way. Everybody is supposed to use change files instead of changing the files.) The author has tried his best to produce correct and useful programs, in order to help promote computer science research, but no warranty of any kind should be assumed.