1. Introduction. This program is the heart of the meta-simulator for the ultra-configurable MMIX pipeline: It defines the \texttt{MMIX\_run} routine, which does most of the work. Another routine, \texttt{MMIX\_init}, is also defined here, and so is a header file called \texttt{mmix\_pipe.h}. The header file is used by the main routine and by other routines like \texttt{MMIX\_config}, which are compiled separately.

Readers of this program should be familiar with the explanation of MMIX architecture as presented in the main program module for MMMIX.

A lot of subtle things can happen when instructions are executed in parallel. Therefore this simulator ranks among the most interesting and instructive programs in the author’s experience. The author has tried his best to make everything correct ... but the chances for error are great. Anyone who discovers a bug is therefore urged to report it as soon as possible; please see \url{http://mmix.cs.hm.edu/bugs/} for instructions.

It sort of boggles the mind when one realizes that the present program might someday be translated by a C compiler for MMIX and used to simulate \textit{itself}.
2. This high-performance prototype of MMIX achieves its efficiency by means of “pipelining,” a technique of overlapping that is explained for the related DLX computer in Chapter 3 of Hennessy & Patterson’s book Computer Architecture (second edition). Other techniques such as “dynamic scheduling” and “multiple issue,” explained in Chapter 4 of that book, are used too.

One good way to visualize the procedure is to imagine that somebody has organized a high-tech car repair shop according to similar principles. There are eight independent functional units, which we can think of as eight groups of auto mechanics, each specializing in a particular task; each group has its own workspace with room to deal with one car at a time. Group F (the “fetch” group) is in charge of rounding up customers and getting them to enter the assembly-line garage in an orderly fashion. Group D (the “decode and dispatch” group) does the initial vehicle inspection and writes up an order that explains what kind of servicing is required. The vehicles go next to one of the four “execution” groups: Group X handles routine maintenance, while groups XF, XM, and XD are specialists in more complex tasks that tend to take longer. (The XF people are good at floating the points, while the XM and XD groups are experts in multilink suspensions and differentials.) When the relevant X group has finished its work, cars drive to M station, where they send or receive messages and possibly pay money to members of the “memory” group. Finally all necessary parts are installed by members of group W, the “write” group, and the car leaves the shop. Everything is tightly organized so that in most cases the cars move in synchronized fashion from station to station, at regular 100-nanocentury intervals.

In a similar way, most MMIX instructions can be handled in a five-stage pipeline, F–D–X–M–W, with X replaced by XF for floating-point addition or conversion, or by XM for multiplication, or by XD for division or square root. Each stage ideally takes one clock cycle, although XF, XM, and (especially) XD are slower. If the instructions enter in a suitable pattern, we might see one instruction being fetched, another being decoded, and up to four being executed, while another is accessing memory, and yet another is finishing up by writing new information into registers; all this is going on simultaneously during one clock cycle. Pipelining with eight separate stages might therefore make the machine run up to 8 times as fast as it could if each instruction were being dealt with individually and without overlap. (Well, perfect speedup turns out to be impossible, because of the shared M and W stages; the theory of knapsack programming, to be discussed in Section 7.7 of The Art of Computer Programming, tells us that the maximal achievable speedup is at most $8 - 1/p - 1/q - 1/r$ when XF, XM, and XD have delays bounded by $p$, $q$, and $r$ cycles. But we can achieve a factor of more than 7 if we are very lucky.)

Consider, for example, the ADD instruction. This instruction enters the computer’s processing unit in F stage, taking only one clock cycle if it is in the cache of instructions recently seen. Then the D stage recognizes the command as an ADD and acquires the current values of $Y$ and $Z$; meanwhile, of course, another instruction is being fetched by F. On the next clock cycle, the X stage adds the values together. This prepares the way for the M stage to watch for overflow and to get ready for any exceptional action that might be needed with respect to the settings of special register rA. Finally, on the fifth clock cycle, the sum is either written into $X$ or the trip handler for integer overflow is invoked. Although this process has taken five clock cycles (that is, $5\upsilon$), the net increase in running time has been only $1\upsilon$.

Of course congestion can occur, inside a computer as in a repair shop. For example, auto parts might not be readily available; or a car might have to sit in D station while waiting to move to XM, thereby blocking somebody else from moving from F to D. Sometimes there won’t necessarily be a steady stream of customers. In such cases the employees in some parts of the shop will occasionally be idle. But we assume that they always do their jobs as fast as possible, given the sequence of customers that they encounter. With a clever person setting up appointments—translation: with a clever programmer and/or compiler arranging MMIX instructions—the organization can often be expected to run at near peak capacity.

In fact, this program is designed for experiments with many kinds of pipelines, potentially using additional functional units (such as several independent X groups), and potentially fetching, dispatching, and executing several nonconflicting instructions simultaneously. Such complications make this program more difficult than a simple pipeline simulator would be, but they also make it a lot more instructive because we can get a better understanding of the issues involved if we are required to treat them in greater generality.
3. Here’s the overall structure of the present program module.

```c
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include "abstime.h"
```

4. The identifier `Extern` is used in MMIX-PIPE to declare variables that are accessed in other modules. Actually all appearances of `Extern` are defined to be blank here, but `Extern` will become `extern` in the header file.

```c
#define Extern extern
```

5. The header file repeats the basic definitions and declarations.

```c
#define Extern extern
```

6. Subroutines of this program are declared first with a prototype, as in ANSI C, then with an old-style C function definition. The following preprocessor commands make this work correctly with both new-style and old-style compilers.

```c
#define ARGS(list) ( )
```

7. Some of the names that are natural for this program are in conflict with library names on at least one of the host computers in the author’s tests. So we bypass the library names here.

(Header definitions 6) \(\equiv\)

\#define random my_random
\#define fsqrt my_fsqrt
\#define div my_div

8. The amount of verbosity depends on the following bit codes.

(Header definitions 6) \(\equiv\)

\#define issue_bit \((1 \ll 0)\) /\* show control blocks when issued, deissued, committed */
\#define pipe_bit \((1 \ll 1)\) /\* show the pipeline and locks on every cycle */
\#define coroutine_bit \((1 \ll 2)\) /\* show the coroutines when started on every cycle */
\#define schedule_bit \((1 \ll 3)\) /\* show the coroutines when scheduled */
\#define uninit_mem_bit \((1 \ll 4)\) /\* complain when reading from an uninitialized chunk of memory */
\#define interactive_read_bit \((1 \ll 5)\) /\* prompt user when reading from I/O location */
\#define show_spec_bit \((1 \ll 6)\) /\* display special read/write transactions as they happen */
\#define show_pred_bit \((1 \ll 7)\) /\* display branch prediction details */
\#define show_wholecache_bit \((1 \ll 8)\) /\* display cache blocks even when their key tag is invalid */

9. The \texttt{MMIX\_init()} routine should be called exactly once, after \texttt{MMIX\_config()} has done its work but before the simulator starts to execute any programs. Then \texttt{MMIX\_run()} can be called as often as the user likes.

(External prototypes 9) \(\equiv\)

\texttt{Extern void \texttt{MMIX\_init ARGS((void));}}

\texttt{Extern void \texttt{MMIX\_run ARGS((int cycs, octa breakpoint));}}

See also sections 38, 161, 175, 178, 180, 209, 212, and 252.

This code is used in sections 3 and 5.
10. ⟨External routines 10⟩ ≡

```c
void MMIX_init()
{
    register int i, j;
    // (Initialize everything 22);
}

void MMIX_run(cycs, breakpoint)
    int cycs;
    octa breakpoint;
{
    // (Local variables 12);
    while (cycs) {
        if (verbose & (issue_bit | pipe_bit | coroutine_bit | schedule_bit))
            printf("*** Cycle%d\n", ticks.l);
        // (Perform one machine cycle 64);
        if (verbose & pipe_bit) {
            print_pipe(); print_locks();
        }
        if (breakpoint_hit \&\& halted) {
            if (breakpoint_hit)
                printf("Breakpoint_instruction_fetched_at_time%d\n", ticks.l - 1);
            if (halted)
                printf("Halted_at_time%d\n", ticks.l - 1);
            break;
        }
        cycs--;
    }
}
```

See also sections 39, 162, 176, 179, 181, 210, 213, and 253.
This code is used in section 3.

11. ⟨Type definitions 11⟩ ≡

```c
typedef enum {
    false, true, wow
} bool; /* slightly extended booleans */
```

See also sections 17, 23, 37, 40, 44, 68, 76, 164, 167, 206, 246, and 371.
This code is used in sections 3 and 5.

12. ⟨Local variables 12⟩ ≡

```c
register int i, j, m;
bool breakpoint_hit = false;
bool halted = false;
```

See also sections 124 and 258.
This code is used in section 10.
13. Error messages that abort this program are called panic messages. The macro called confusion will never be needed unless this program is internally inconsistent.

```c
#define errprint0 (f) fprintf(stderr, f)
#define errprint1 (f, a) fprintf(stderr, f, a)
#define errprint2 (f, a, b) fprintf(stderr, f, a, b)
#define panic (x) { errprint0("Panic: \n"); x; errprint0("!"); expire(); }
#define confusion (m) errprint1("This can't happen: %s", m)
```

See also sections 18, 24, 27, 30, 32, 34, 42, 45, 55, 62, 72, 90, 92, 94, 96, 156, 158, 169, 171, 173, 182, 184, 186, 188, 190, 192, 195, 198, 200, 202, 204, 250, 254, and 377.

This code is used in section 3.

14. (Subroutines 14) ≡
```
static void expire ARGS((void));
```


This code is used in section 3.

15. The data structures of this program are not precisely equivalent to logical gates that could be implemented directly in silicon; we will use data structures and algorithms appropriate to the C programming language. For example, we’ll use pointers and arrays, instead of buses and ports and latches. However, the net effect of our data structures and algorithms is intended to be equivalent to the net effect of a silicon implementation. The methods used below are essentially equivalent to those used in real machines today, except that diagnostic facilities are added so that we can readily watch what is happening.

Each functional unit in the MMIX pipeline is programmed here as a coroutine in C. At every clock cycle, we will call on each active coroutine to do one phase of its operation; in terms of the repair-station analogy described in the main program, this corresponds to getting each group of auto mechanics to do one unit of operation on a car. The coroutines are performed sequentially, although a real pipeline would have them act in parallel. We will not “cheat” by letting one coroutine access a value early in its cycle that another one computes late in its cycle, unless computer hardware could “cheat” in an equivalent way.
16. **Low-level routines.** Where should we begin? It is tempting to start with a global view of the simulator and then to break it down into component parts. But that task is too daunting, because there are so many unknowns about what basic ingredients ought to be combined when we construct the larger components. So let us look first at the primitive operations on which the superstructure will be built. Once we have created some infrastructure, we’ll be able to proceed with confidence to the larger tasks ahead.

17. This program for the 64-bit MMIX architecture is based on 32-bit integer arithmetic, because nearly every computer available to the author at the time of writing (1998–1999) was limited in that way. Details of the basic arithmetic appear in a separate program module called MMIX-ARITH, because the same routines are needed also for the assembler and for the non-pipelined simulator. The definition of type `tetra` should be changed, if necessary, to conform with the definitions found there.

```c
typedef unsigned int tetra; /* for systems conforming to the LP-64 data model */
typedef struct {
    tetra h, l;
} octa; /* two tetrabytes make one octabyte */
```

18. ⟨**Internal prototypes** 13⟩ +≡

```c
static void print_octaARGS(octa);
```

19. ⟨**Subroutines** 14⟩ +≡

```c
static void print_octa(o)
occta o;
{
    if (o.h) printf("%x%08x", o.h, o.l);
    else printf("%x", o.l);
}
```

20. ⟨**Global variables** 20⟩ ≡

```c
extern octa zero_octa; /* zero_octa.h = zero_octa.l = 0 */
extern octa neg_one; /* neg_one.h = neg_one.l = -1 */
extern octa aux; /* auxiliary output of a subroutine */
extern bool overflow; /* set by certain subroutines for signed arithmetic */
extern int exceptions; /* bits set by floating point operations */
extern int cur_round; /* the current rounding mode */
```


This code is used in section 3.
21. Most of the subroutines in MMIX-ARITH return an octabyte as a function of two octabytes; for example, \( \oplus \) returns the sum of octabytes \( y \) and \( z \). Multiplication returns the high half of a product in the global variable \( aux \); division returns the remainder in \( aux \).

(Exhaustive list of subroutines)

\[
\begin{align*}
\text{extern octa oplus ARGs((octa y, octa z))}; & \quad /* \text{unsigned } y + z */ \\
\text{extern octa ominus ARGs((octa y, octa z))}; & \quad /* \text{unsigned } y - z */ \\
\text{extern octa incr ARGs((octa y, int delta))}; & \quad /* \text{unsigned } y + \delta \text{ (}\delta\text{ is signed)} */ \\
\text{extern octa oand ARGs((octa y, octa z))}; & \quad /* y \land z */ \\
\text{extern octa oandn ARGs((octa y, octa z))}; & \quad /* y \land \neg z */ \\
\text{extern octa shift_left ARGs((octa y, int s))}; & \quad /* y \ll s, 0 \leq s \leq 64 */ \\
\text{extern octa shift_right ARGs((octa y, int s, int u))}; & \quad /* y \gg s, \text{signed if } \neg u */ \\
\text{extern octa omult ARGs((octa y, octa z))}; & \quad /* \text{unsigned } \langle aux \times x \rangle = y \times z */ \\
\text{extern int count_bits ARGs((tetra z))}; & \quad /* x = \nu(z) */ \\
\text{extern tetra byte_diff ARGs((tetra y, tetra z))}; & \quad /* \text{half of } BDIF */ \\
\text{extern tetra wyde_diff ARGs((tetra y, tetra z))}; & \quad /* \text{half of } WDIF */ \\
\text{extern octa bool mult ARGs((octa y, octa z, bool xor))}; & \quad /* \text{MGR or MXOR} */ \\
\text{extern octa load sf ARGs((tetra z))}; & \quad /* \text{load short float} */ \\
\text{extern tetra store sf ARGs((octa x))}; & \quad /* \text{store short float} */ \\
\text{extern octa fplus ARGs((octa y, octa z))}; & \quad /* \text{floating point } x = y + z */ \\
\text{extern octa fmlt ARGs((octa y, octa z))}; & \quad /* \text{floating point } x = y \times z */ \\
\text{extern octa fdivide ARGs((octa y, octa z))}; & \quad /* \text{floating point } x = y \div z */ \\
\text{extern octa frem step ARGs((octa y, octa z, int delta))}; & \quad /* \text{floating point } x \text{rem } z = y \text{rem } z */ \\
\text{extern octa fintegerize ARGs((octa z, int mode))}; & \quad /* \text{floating point } x = \text{round}(z) */ \\
\text{extern int fcomp ARGs((octa y, octa z))}; & \quad /* -1, 0, 1, or 2 if \( y < z, y = z, y > z, y \parallel z */ \\
\text{extern int fcmpeq ARGs((octa y, octa z, octa eps, int sim))}; & \quad /* x = \text{sim}\{y \approx z (e)\} : [y \approx z (e)] */ \\
\text{extern octa float fix ARGs((octa z, int mode, int unsqrd, int shrt))}; & \quad /* \text{fix to float} */ \\
\text{extern octa fix fix ARGs((octa z, int mode))}; & \quad /* \text{float to fix} */
\end{align*}
\]

22. We had better check that our 32-bit assumption holds.

(Initialize everything 22) 

\[
\text{if (shift_left(neg_one, 1).h } \neq \text{ 1ffffff})
\]

\[
\text{panic(\\text{errprint0(" Incorrect implementation of type\textunderscore tetra")});}
\]

See also sections 26, 61, 71, 79, 89, 116, 128, 153, 231, 236, 249, and 286.

This code is used in section 10.
23. Coroutines. As stated earlier, this program can be regarded as a system of interacting coroutines. Coroutines—sometimes called threads—are more or less independent processes that share and pass data and control back and forth. They correspond to the individual workers in an organization.

We don’t need the full power of recursive coroutines, in which new threads are spawned dynamically and have independent stacks for computation; we are, after all, simulating a fixed piece of hardware. The total number of coroutines we deal with is established once and for all by the `MMIX_config` routine, and each coroutine has a fixed amount of local data.

The simulation operates one clock tick at a time, by executing all coroutines scheduled for time $t$ before advancing to time $t+1$. The coroutines at time $t$ may decide to become dormant or they may reschedule themselves and/or other coroutines for future times.

Each coroutine has a symbolic name for diagnostic purposes (e.g., `ALU1`); a nonnegative stage number (e.g., 2 for the second stage of a pipeline); a pointer to the next coroutine scheduled at the same time (or Λ if the coroutine is unscheduled); a pointer to a lock variable (or Λ if no lock is currently relevant); and a reference to a control block containing the data to be processed.

(Type definitions 11) $\equiv$

```c
typedef struct coroutine {
    char *name;  /* symbolic identification of a coroutine */
    int stage;  /* its rank */
    struct coroutine *next;  /* its successor */
    struct coroutine **lockloc;  /* what it might be locking */
    struct control *ctl;  /* its data */
} coroutine;
```

24. (Internal prototypes 13) $\equiv$

```c
static void print_coroutine_id ARGS((coroutine *));
static void errprint_coroutine_id ARGS((coroutine *));
```

25. (Subroutines 14) $\equiv$

```c
static void print_coroutine_id(c)
    coroutine *c;
{
    if (c) printf("%s:%d", c->name, c->stage);
    else printf("??");
}
static void errprint_coroutine_id(c)
    coroutine *c;
{
    if (c) errprint2("%s:%d", c->name, c->stage);
    else errprint0("??");
}
26. Coroutine control is masterminded by a ring of queues, one each for times \( t, t+1, \ldots, t+\text{ring.size}−1 \), when \( t \) is the current clock time.

All scheduling is first-come-first-served, except that coroutines with higher stage numbers have priority. We want to process the later stages of a pipeline first, in this sequential implementation, for the same reason that a car must drive from M station into W station before another car can enter M station.

Each queue is a circular list of coroutine nodes, linked together by their next fields. A list head \( h \) with stage = max.stage comes at the end and the beginning of the queue. (All stage numbers of legitimate coroutines are less than max.stage.) The queued items are \( h \rightarrow \overrightarrow{\text{next}}, h \rightarrow \overrightarrow{\text{next}} \rightarrow \text{next}, \ldots \) from back to front, and we have \( c \rightarrow \text{stage} \leq c \rightarrow \text{next} \rightarrow \text{stage} \) unless \( c = h \).

Initially all queues are empty.

\[
\text{Initialize everything} \equiv \{ \text{register coroutine } p; \text{for } (p = \text{ring}; p < \text{ring} + \text{ring.size}; p++) \; p \rightarrow \text{next} = p; \}
\]

27. To schedule a coroutine \( c \) with positive delay \( d < \text{ring.size} \), we call \( \text{schedule}(c, d, s) \). (The \( s \) parameter is used only if scheduling is being logged; it does not affect the computation, but we will generally set \( s \) to the state at which the scheduled coroutine will begin.)

\[
\text{Internal prototypes} \equiv \text{static void } \text{schedule} \text{ARGS}((\text{coroutine } *, \text{int}, \text{int}));
\]

28. \( \text{Subroutines} \equiv \text{static void } \text{schedule}(c, d, s) \)

\[
\text{coroutine } *c; \text{int } d, s;
\]

\[
\{ \text{register int } tt = (\text{cur.time} + d) \% \text{ring.size}; \text{register coroutine } *p = \&\text{ring}[tt]; /* start at the list head */
\text{if } (d \leq 0 \lor d \geq \text{ring.size}) /* do a sanity check */
\text{panic(}\text{confusion("Scheduling")}; \text{errprint.coroutine.id}(c); \text{errprint1("_with_delay_\%d", d));}
\text{while } (p \rightarrow \text{next} \rightarrow \text{stage} < c \rightarrow \text{stage}) \; p = p \rightarrow \text{next};
\text{c} \rightarrow \text{next} = p \rightarrow \text{next};
\text{p} \rightarrow \text{next} = c;
\text{if } (\text{verbose} \& \text{schedule.bit}) \{ \text{printf("_\text{at_time_\%d, \text{state}_\%d} \\n", ticks.l + d, s);}}
\}
\]

29. \( \text{External variables} \equiv \text{Extern int } \text{ring.size}; /* set by MMIX.config, must be sufficiently large */\text{Extern coroutine } *\text{ring};\text{Extern int } \text{cur.time};\)

30. The all-important ctl field of a coroutine, which contains the data being manipulated, will be explained below. One of its key components is the state field, which helps to specify the next actions the coroutine will perform. When we schedule a coroutine for a new task, we often want it to begin in state 0.

\[
\text{Internal prototypes} \equiv \text{static void } \text{startup} \text{ARGS}((\text{coroutine } *, \text{int}));
\]
31. \( \langle \text{Subroutines 14} \rangle \equiv \)
\[
\text{static void} \ startup(c, d) \\
\text{coroutine} *c; \\
\text{int} \ d; \\
\{ \\
\text{c-ctl-state} = 0; \\
\text{schedule}(c, d, 0); \\
\}
\]

32. The following routine removes a coroutine from whatever queue it’s in. The case \( c\text{-next} = c \) is also permitted; such a self-loop can occur when a coroutine goes to sleep and expects to be awakened (that is, scheduled) by another coroutine. Sleeping coroutines have important data in their \( \text{ctl} \) field; they are therefore quite different from unscheduled or “unemployed” coroutines, which have \( c\text{-next} = \Lambda \). An unemployed coroutine is not assumed to have any valid data in its \( \text{ctl} \) field.

\( \langle \text{Internal prototypes 13} \rangle \equiv \)
\[
\text{static void} \ unschedule \ARGS ((\text{coroutine} \,*));
\]

33. \( \langle \text{Subroutines 14} \rangle \equiv \)
\[
\text{static void} \ unschedule(c) \\
\text{coroutine} *c; \\
\{ \\
\text{register coroutine} *p; \\
\text{if} \ (c\text{-next}) \{ \\
\text{for} \ (p = c; \ p\text{-next} \neq c; \ p = p\text{-next}) ; \\
\text{p\text{-next}} = c\text{-next}; \\
\text{c-next} = \Lambda; \\
\text{if} \ (\text{verbose} \& \text{schedule_bit}) \{ \\
\text{printf("unscheduling",}); \ \text{print_coroutine_id}(c); \ \text{printf("\n");} \\
\}
\}
\]

34. When it is time to process all coroutines that have queued up for a particular time \( t \), we empty the queue called \( \text{ring}[t] \) and link its items in the opposite order (from front to back). The following subroutine uses the well known algorithm discussed in exercise 2.2.3–7 of *The Art of Computer Programming*.

\( \langle \text{Internal prototypes 13} \rangle \equiv \)
\[
\text{static coroutine} *\text{queuelist} \ARGS ((\text{int}));
\]

35. \( \langle \text{Subroutines 14} \rangle \equiv \)
\[
\text{static coroutine} *\text{queuelist}(t) \\
\text{int} \ t; \\
\{ \\
\text{register coroutine} *p, \ *q = \&\text{sentinel}, \ *r; \\
\text{for} \ (p = \text{ring}[t].\text{next}; \ p \neq \&\text{ring}[t]; \ p = r) \{ \\
\text{r} = p\text{-next}; \\
\text{p\text{-next}} = q; \\
\text{q} = p; \\
\} \\
\text{ring}[t].\text{next} = \&\text{ring}[t]; \\
\text{sentinel.\text{next}} = q; \\
\text{return} \ q; \\
\}
\]
36. (Global variables 20) $\equiv$
coroutine sentinel; /* dummy coroutine at origin of circular list */

37. Coroutines often start working on tasks that are *speculative*, in the sense that we want certain results to be ready if they prove to be useful; we understand that speculative computations might not actually be needed. Therefore a coroutine might need to be aborted before it has finished its work.

All coroutines must be written in such a way that important data structures remain intact even when the coroutine is abruptly terminated. In particular, we need to be sure that “locks” on shared resources are restored to an unlocked state when a coroutine holding the lock is aborted.

A *lockvar* variable is $\Lambda$ when it is unlocked; otherwise it points to the coroutine responsible for unlocking it.

```c
#define set_lock(c, l) {
    l = c; (c)-lockloc = &l; }
#define release_lock(c, l) {
    l = $\Lambda$; (c)-lockloc = $\Lambda$; }
```

38. (Type definitions 11) $\equiv$
typedef coroutine *lockvar;

39. (External prototypes 9) $\equiv$
Extern void print_locks ARGS((void));

void print_locks()
{
    print_cache_locks(ITcache);
    print_cache_locks(DTcache);
    print_cache_locks(tcache);
    print_cache_locks(Dcache);
    print_cache_locks(Scache);
    if (mem_lock) printf("mem locked by %s:%d\n", mem_lock-name, mem_lock-stage);
    if (dispatch_lock) printf("dispatch locked by %s:%d\n", dispatch_lock-name, dispatch_lock-stage);
    if (wbuf_lock)
        printf("head of write buffer locked by %s:%d\n", wbuf_lock-name, wbuf_lock-stage);
    if (clean_lock) printf("cleaner locked by %s:%d\n", clean_lock-name, clean_lock-stage);
    if (speed_lock)
        printf("write buffer flush locked by %s:%d\n", speed_lock-name, speed_lock-stage);
}
40. Many of the quantities we deal with are speculative values that might not yet have been certified as part of the “real” calculation; in fact, they might not yet have been calculated.

A **spec** consists of a 64-bit quantity \( o \) and a pointer \( p \) to a **specnode**. The value \( o \) is meaningful only if the pointer \( p \) is \( \Lambda \); otherwise \( p \) points to a source of further information.

A **specnode** is a 64-bit quantity \( o \) together with links to other **specnodes** that are above it or below it in a doubly linked list. An additional **known** bit tells whether the \( o \) field has been calculated. There also is a 64-bit \( addr \) field, to identify the list and give further information. A **specnode** list keeps track of speculative values related to a specific register or to all of main memory; we will discuss such lists in detail later.

(type definitions 11)+≡

```c
typedef struct {
  octa o;
  struct specnode_struct *p;
} spec;
typedef struct specnode_struct {
  octa o;
  bool known;
  octa addr;
  struct specnode_struct *up, *down;
} specnode;
```

41. (Global variables 20)+≡

```c
spec zero_spec; /* zero_spec.o.h = zero_spec.o.l = 0 and zero_spec.p = \Lambda */
```

42. (Internal prototypes 13)+≡

```c
static void print_spec ARGS((spec));
```

43. (Subroutines 14)+≡

```c
static void print_spec(s)
{
  spec s;
  if (!s.p) print_octa(s.o);
  else {
    printf(">"); print_specnode_id(s.p->addr);
  }
}
static void print_specnode(s)
{
  specnode s;
  if (s.known) { print_octa(s.o); printf("!"); }
  else if (s.o.h || s.o.l) { print_octa(s.o); printf("?"aise); }
  else printf("?");
  print_specnode_id(s.addr);
}
```
44. The analog of an automobile in our simulator is a block of data called control, which represents all the relevant facts about an MMIX instruction. We can think of it as the work order attached to a car’s windshield. Each group of employees updates the work order as the car moves through the shop.

A control record contains the original location of an instruction, and its four bytes OP X Y Z. An instruction has up to four inputs, which are spec records called y, z, b and ra; it also has up to three outputs, which are specnode records called x, a, and rl. (We usually don’t mention the special input ra or the special output rl, which refer to MMIX’s internal registersra and rl.) For example, the main inputs to a DIVU command are $Y, $Z, and rD; the outputs are the quotient $X and the remainder rR. The inputs to a STO command are $Y, $Z, and $X; there is one “output,” and the field x.addr will be set to the physical address of the memory location corresponding to virtual address $Y + $Z.

Each control block also points to the coroutine that owns it, if any. And it has various other fields that contain other tidbits of information; for example, we have already mentioned the state field, which often governs a coroutine’s actions. The i field, which contains an internal operation code number, is generally used together with state to switch between alternative computational steps. If, for example, the op field is SUB or SUBI or NEG or NEG1, the internal opcode i will be simply sub. We shall define all the fields of control records now and discuss them later.

An actual hardware implementation of MMIX wouldn’t need all the information we are putting into a control block. Some of that information would typically be latched between stages of a pipeline; other portions would probably appear in so-called “rename registers.” We simulate rename registers only indirectly, by counting how many registers of that kind would be in use if we were mimicking low-level hardware details more precisely. The go field is a specnode for convenience in programming, although we use only its known and o subfields. It generally contains the address of the subsequent instruction.

(Declare mmix_opcode and internal_opcode 47)

typedef struct control

struct {
  octa loc; /* virtual address where an instruction originated */
  mmix_opcode op; unsigned char xx, yy, zz; /* the original instruction bytes */
  spec y, z, b, ra; /* inputs */
  specnode x, a, go, rl; /* outputs */
  coroutine *owner; /* a coroutine whose ctl this is */
  internal_opcode i; /* internal opcode */
  int state; /* internal mindset */
  bool usage; /* should rU be increased? */
  bool need_b; /* should we stall until b.p ≡ λ? */
  bool need_ra; /* should we stall until ra.p ≡ λ? */
  bool ren_x; /* does x correspond to a rename register? */
  bool mem_x; /* does x correspond to a memory write? */
  bool ren_a; /* does a correspond to a rename register? */
  bool set_l; /* does rl correspond to a new value of rl? */
  bool interim; /* does this instruction need to be reissued on interrupt? */
  bool stack_alert; /* is there potential for stack overflow? */
  unsigned int arith_exc; /* arithmetic exceptions for event bits of ra */
  unsigned int hist; /* history bits for use in branch prediction */
  int denin, denout; /* execution time penalties for subnormal handling */
  octa cur_O, cur_S; /* speculative RO and RS before this instruction */
  unsigned int interrupt; /* does this instruction generate an interrupt? */
  void *ptr_a, *ptr_b, *ptr_c; /* generic pointers for miscellaneous use */
} control;

45. (Internal prototypes 13) +≡

static void print_control_block ARG5((control *));
static void print_control_block(c)
    control *c;
{
    octa default_go;
    if (c-loc.h ∨ c-loc.l ∨ c-op ∨ c-zx ∨ c-yy ∨ c-zz ∨ c-owner) {
        print_octa(c-loc);
        printf("\:02x\:02x\:02x\:02x(%s)", c-op, c-zx, c-yy, c-zz, internal_op_name[c-rl]);
    }
    if (c-usage) printf("*n");
    if (c-interim) printf("*n");
    if (c-y.o.h ∨ c-y.o.l ∨ c-y.p) { printf("\:y="); print_spec(c-y); }
    if (c-z.o.h ∨ c-z.o.l ∨ c-z.p) { printf("\:z="); print_spec(c-z); }
    if (c-b.o.h ∨ c-b.o.l ∨ c-b.p ∨ c-need_b) {
        printf("\:b="); print_spec(c-b);
        if (c-need_b) printf("*n");
    }
    if (c-need_ra) { printf("\:rA="); print_spec(c-ra); }
    if (c-ren_x ∨ c-mem_x) { printf("\:x="); print_specnode(c-x); }
    else if (c-x.o.h ∨ c-x.o.l)
    {
        printf("\:x="); print_octa(c-x.o); printf("%c", c-x.known ? '!' : '?');
    }
    if (c-ren_a) { printf("\:a="); print_specnode(c-a); }
    if (c-set_l) { printf("\:rl="); print_specnode(c-rll); }
    if (c-interrupt) { printf("\:int="); print_bits(c-interrupt); }
    if (c-arith_exc) { printf("\:exc="); print_bits(c-arith_exc << 8); }
    default_go = incr(c-loc, 4);
    if (c-go.o.l ∉ default.go.l ∨ c-go.o.h ∉ default.go.h) {
        printf("\:->"); print_octa(c-go.o); }
    }
    if (verbose & show_pred_bit) printf("\:hist=%x", c-hist);
    if (c-≡ pop) {
        printf("\:rS=");
        print_octa(c-cur.S);
        printf("\:rO=");
        print_octa(c-cur.O);
    }
    printf("\:state=%d", c-state);
}
47. Lists. Here is a (boring) list of all the MMIX opcodes, in order.

(Declare mmix_opcode and internal_opcode 47)≡

typedef enum {
  TRAP, FCMP, FUN, FEQL, FADD, FIX, FSUB, FIXU,
  FLOT, FLOTI, FLOTU, SFLOT, SFLOTT, SFLOTUI, SFLOTTUI,
  FMUL, FCMEQ, FUNE, FEQLE, FDIV, FSQRT, FREM, FINT,
  MUL, MULI, MULU, MULUI, DIV, DIVI, DIVU, DIVUI,
  ADD, ADDI, ADDU, ADDUI, SUB, SUBI, SUBU, SUBUI,
  IIADDU, IIADDUI, IVADDU, IVADDUI, VIADDU, VIADDUI, XVIADDU, XVIADDUI,
  CMP, CMPI, CMPIU, CMPU, CMPUI, NEG, NEGI, NEGU, NEGUI,
  SL, SLI, SLU, SLUI, SR, SRI, SRU, SRUI,
  BN, BNBU, BNZ, BNZB, BNPB, BNPBU, BPEV, BEVB,
  PB, PBNU, PBZ, PBZB, PBPU, PBPU, PBUB, PBUBU,
  PBNN, PBNNB, PBNZ, PBNZB, PBNPB, PBNPBU, PBPU, PBPUU,
  CSN, CSNI, CSZ, CSZI, CSP, CSPI, CSOD, CSODI,
  CSNN, CSNNI, CSNZ, CSNZI, CSNP, CSNPI, CSEV, CSEVI,
  ZSN, ZSNI, ZSZ, ZSZI, ZSP, ZSPI, ZSOD, ZSODI,
  ZSNZ, ZSNZI, ZSNZI, ZSNZP, ZSNPI, ZSEV, ZSEVI,
  LDB, LDBI, LDBU, LDBUI, LDW, LDWI, LDWU, LDWUI,
  LDT, LDTI, LDTU, LDTUI, LDO, LDOI, LDOU, LDOUI,
  LDFS, LDSFI, LDHT, LDHTI, CSWAP, CSWAPI, LDUNC, LDUNCI,
  LDVTS, LDVTSL, PRELD, PRELDI, PREGO, PREGOI, GO, GOI,
  STB, STBI, STBU, STBUI, STW, STWI, STWU, STWUI,
  STT, STTI, STTU, STTUI, STO, STOI, STOU, STOUI,
  STSF, STSPI, STHT, STHTI, STCO, STCIO, STUC, STUNCI,
  SYNC, SYNDI, PREST, PRESTI, SYNCID, SYNCIDI, PUSHGO, PUSHGOI,
  OR, ORI, ORNI, NOR, NORI, XOR, XORI,
  AND, ANDI, ANDN, ANDNI, NAND, NANDI, NXOR, NXORI,
  BDIF, BDIFI, WDIF, WDIFI, TDIF, TDIFI, ODIF, ODIFI,
  MXU, MXUI, SADD, SADDI, MDR, MORI, MXOR, MXORI,
  SETH, SETMH, SETML, SETL, INCN, INCNH, INCML, INCNL,
  ORH, ORMH, ORML, ORL, ANDNH, ANDNHI, ANDNML, ANDNL,
  JMP, JMPB, PUSHJ, PUSHJB, GETA, GETAB, PUT, PUTI,
  POP, RESUME, SAVE, UNSAVE, SYNC, SWYM, GET, TRIP
} mmix_opcode;

See also section 49.

This code is used in section 44.
char *opcode_name[] = {
    "TRAP", "FCMP", "FUN", "FEQL", "FADD", "FIX", "FSUB", "FIXU",
    "FLOT", "FLOTI", "FLOTUI", "SFLOT", "SFLOTI", "SFLOTUI",
    "FMUL", "FCMPS", "FUNE", "FEQLE", "FDIV", "FSQRT", "FREM", "FIN",
    "MUL", "MULI", "MULU", "MULUI", "DIV", "DIVI", "DIVU", "DIVUI",
    "ADD", "ADDI", "ADDU", "SUB", "SUBI", "SUBU", "SUBUI",
    "2ADDU", "2ADDUI", "4ADDU", "4ADDUI", "8ADDU", "8ADDUI", "16ADDU", "16ADDUI",
    "CMP", "CMPI", "CMPI", "NEG", "NEGI", "NEGU", "NEGUI",
    "SL", "SLI", "SLU", "SLUI", "SR", "SRI", "SRU", "SRUI",
    "BN", "BNB", "BZ", "BZB", "BP", "BPB", "BOD", "BODB",
    "BNN", "BNNB", "BNZ", "BNZB", "BNP", "BNPB", "BEV", "BEVB",
    "PBN", "PBNC", "PBZ", "PBZB", "PBP", "PBPP", "PBOD", "PBODB",
    "PBNN", "PBNNB", "PBNZ", "PBNZB", "PBNP", "PBNPB", "PBEV", "PBEVB",
    "CSN", "CSNI", "CSNZ", "CSNZI", "CSNP", "CSNPPI", "CSVEI",
    "ZSN", "ZSNI", "ZSNZ", "ZSNZI", "ZSNP", "ZSNPI", "ZSEVI",
    "ZSNN", "ZSNNI", "ZSNZ", "ZSNZI", "ZSNP", "ZSNPI", "ZSEV", "ZSEVI",
    "LDB", "LDBI", "LDI", "LDBU", "LBW", "LDWI", "LDWU", "LDWUI",
    "LDTI", "LDTU", "LDTUI", "LDI", "LDI", "LDI", "LDI",
    "LDSF", "LDSFT", "LDSFT", "LDSFTI", "CSWAP", "CSWAPI", "LDUNCI",
    "LDUTS", "LDUTSI", "PREL", "PRELD", "PREG", "PREGO", "GO", "GOI",
    "STB", "STBI", "STBU", "STW", "STWI", "STWO", "STWOI",
    "STT", "STTI", "STTU", "STI", "STOI", "STOI", "STOUI",
    "STSF", "STSFI", "STHT", "STHTI", "STCO", "STCOI", "STUNC", "STUNC",
    "SYNC", "SYNCD", "SYNCPI", "SYNCPI", "SYNCDI", "SYNCDI", "SYNCĐ", "SYNCĐI",
    "ODI", "ORI", "OPI", "OPZ", "OPZI", "ORZ", "ORZI",
    "AND", "ANDI", "ANDN", "ANDN", "ANDN", "ANDN", "ANDN", "ANDN",
    "XOR", "XORI", "XORI", "XORI", "XORI", "XORI", "XORI",
    "BDIF", "BDIFI", "BDIFI", "BDIFI", "BDIFI", "BDIFI", "BDIFI", "BDIFI",
    "MUI", "MUI", "SADD", "SADD", "SADD", "SADD", "SADD", "SADD",
    "MOR", "MORI", "MORI", "MORI", "MORI", "MORI", "MORI", "MORI",
    "SETH", "SETHI", "SETL", "SETL", "INC", "INCH", "INCH", "INCH", "INCH",
    "ORH", "ORHI", "ORHI", "ORHI", "ORHI", "ORHI", "ORHI", "ORHI",
    "ANDM", "ANDM", "ANDM", "ANDM", "ANDM", "ANDM", "ANDM", "ANDM",
    "ANDN", "ANDN", "ANDN", "ANDN", "ANDN", "ANDN", "ANDN", "ANDN",
    "JMP", "JMPB", "JMPB", "GETA", "GETAB", "PUT", "PUTI",
    "POP", "RESUME", "SAVE", "UNSAVE", "SYNC", "SWYM", "GET", "TRIP"};
And here is a (likewise boring) list of all the internal opcodes. The smallest numbers, less than or equal to \texttt{max\_pipe\_op}, correspond to operations for which arbitrary pipeline delays can be configured with \texttt{MMIX\_config}. The largest numbers, greater than \texttt{max\_real\_command}, correspond to internally generated operations that have no official OP code; for example, there are internal operations to shift the γ pointer in the register stack, and to compute page table entries.

(Declare \texttt{mmix\_opcode} and \texttt{internal\_opcode} \texttt{47} \texttt{+≡}
\#define \texttt{max\_pipe\_op} \texttt{feps}
\#define \texttt{max\_real\_command} \texttt{trip}

\begin{verbatim}
typedef enum {
    mul0, /* multiplication by zero */
    mul1, /* multiplication by 1–8 bits */
    mul2, /* multiplication by 9–16 bits */
    mul3, /* multiplication by 17–24 bits */
    mul4, /* multiplication by 25–32 bits */
    mul5, /* multiplication by 33–40 bits */
    mul6, /* multiplication by 41–48 bits */
    mul7, /* multiplication by 49–56 bits */
    mul8, /* multiplication by 57–64 bits */
    div,  /* DIV[U][I] */
    sh,   /* S[L,R][U][I] */
    max,  /* MUX[I] */
    sadd, /* SADD[I] */
    mor,  /* M[X]OR[I] */
    fadd, /* FADD, FSUB */
    fmul, /* FMUL */
    fdiv, /* FDIV */
    fsqrt,/* FSQRT */
    fint, /* FINT */
    fix,  /* FIX[U] */
    flot, /* [S]FLOT[U][I] */
    fcmp, /* FCMP, FUNE, FEQLE */
    funeq,/* FUN, FEQL */
    fsub, /* FSUB */
    frem, /* FREM */
    mul, /* MUL[I] */
    mulu,/* MULU[I] */
    divu, /* DIVU[I] */
    add, /* ADD[I] */
    adda,/* [2,4,8,16] ADDU[I], INC[M][H,L] */
    sub,  /* SUB[I], NEG[I] */
    subu, /* SUBU[I], NEGU[I] */
    set,  /* SET[M][H,L], GETA[B] */
    or,   /* OR[I], OR[M][H,L] */
    orn,  /* ORN[I] */
    nor,  /* NOR[I] */
    and,  /* AND[I] */
    andn, /* ANDN[I], ANDN[M][H,L] */
    nand, /* NAND[I] */
    xor,  /* XOR[I] */
    nxor, /* NXOR[I] */
    shlu, /* SLU[I] */
} mmix_opcode, internal_opcode;
\end{verbatim}
shru, /* SRU[I] */
sbl, /* SL[I] */
shr, /* SH[I] */
cmp, /* CMP[I] */
cmpu, /* CMPU[I] */
bdif, /* BDIF[I] */
wdif, /* WDIF[I] */
tdif, /* TDIF[I] */
odif, /* ODIF[I] */
zset, /* ZS[N][N,Z,P][I], ZSEV[I], ZSOD[I] */
cset, /* CS[N][N,Z,P][I], CSEV[I], CSOD[I] */
gt, /* GET */
put, /* PUT[I] */
ld, /* LD[B,W,T,O][U][I], LDHT[I], LDSF[I] */
ldptp, /* load page table pointer */
ldpte, /* load page table entry */
ldunc, /* LDUNC[I] */
ldvts, /* LDVTS[I] */
predl, /* PRELD[I] */
prest, /* PREST[I] */
st, /* STO[U][I], STCO[I], STUNC[I] */
syncd, /* SYNCD[I] */
syncid, /* SYNCID[I] */
pst, /* ST[B,W,T,U][I], STHT[I] */
stunc, /* STUNC[I], in write buffer */
cswap, /* CSWAP[I] */
br, /* B[N][N,Z,P][B] */
pbr, /* PB[N][N,Z,P][B] */
pushj, /* PUSHJ[B] */
go, /* GO[I] */
prego, /* PREGO[I] */
pushgo, /* PUSHGO[I] */
pop, /* POP */
resume, /* RESUME */
save, /* SAVE */
unsave, /* UNSAVE */
sync, /* SYNC */
jmp, /* JMP[B] */
noop, /* SWYM */
trap, /* TRAP */
trip, /* TRIP */
incgamma, /* increase γ pointer */
decgamma, /* decrease γ pointer */
incr1, /* increase rL and β */
sav, /* intermediate stage of SAVE */
unsav, /* intermediate stage of UNSAVE */
resum /* intermediate stage of RESUME */
} internal_opcode;
We need a table to convert the external opcodes to internal ones.

Global variables 20

\[
\begin{align*}
\text{Global variables } & \quad 20 \\
\text{char \ } & \quad \ast \text{internal\_op\_name[]} = \{ "\text{mul0", "mul1", "mul2", "mul3", "mul4", "mul5", "mul6", "mul7", "mul8", "div", "sh", "mux", "sadd", "nor", "fadd", "fmul", "fdiv", "fsqrt", "fint", "fix", "flot", 
\text{"noop", "trap", "trip", "incgamma", "decgamma", "inclk", "sav", "unsav", "resum"}; \end{align*}
\]

\[50.\]
52. While we’re into boring lists, we might as well define all the special register numbers, together with an inverse table for use in diagnostic outputs. These codes have been designed so that special registers 0–7 are unencumbered, 9–11 can’t be PUT by anybody, 8 and 12–18 can’t be PUT by the user. Pipeline delays might occur when GET is applied to special registers 21–31 or when PUT is applied to special registers 8 or 15–20. The SAVE and UNSAVE commands store and restore special registers 0–6 and 23–27.

(Header definitions 6) +≡
#define rA 21 /* arithmetic status register */
#define rB 0 /* bootstrap register (trip) */
#define rC 8 /* continuation register */
#define rD 1 /* dividend register */
#define rE 2 /* epsilon register */
#define rF 22 /* failure location register */
#define rG 19 /* global threshold register */
#define rH 3 /* limult register */
#define rl 12 /* interval counter */
#define rI 4 /* return-jump register */
#define rK 15 /* interrupt mask register */
#define rL 20 /* local threshold register */
#define rM 5 /* multiplex mask register */
#define rN 9 /* serial number */
#define rO 10 /* register stack offset */
#define rp 23 /* prediction register */
#define rQ 16 /* interrupt request register */
#define rR 6 /* remainder register */
#define rS 11 /* register stack pointer */
#define rT 13 /* trap address register */
#define rU 17 /* usage counter */
#define rV 18 /* virtual translation register */
#define rW 24 /* where-interrupted register (trip) */
#define rX 25 /* execution register (trip) */
#define rY 26 /* Y operand (trip) */
#define rZ 27 /* Z operand (trip) */
#define rBB 7 /* bootstrap register (trap) */
#define rTT 14 /* dynamic trap address register */
#define rWW 28 /* where-interrupted register (trap) */
#define rXX 29 /* execution register (trap) */
#define rYY 30 /* Y operand (trap) */
#define rZZ 31 /* Z operand (trap) */

53. (Global variables 20) +≡
char *special_name[32] = {"rB", "rD", "rE", "rH", "rJ", "rM", "rR", "rBB", "rC", "rN", "rO", "rS", "rI", "rT", "rTT", "rK", "rQ", "rU", "rV", "rG", "rL", "rA", "rF", "rP", "rW", "rX", "rY", "rZ", "rWW", "rXX", "rYY", "rZZ"};
Here are the bit codes that affect trips and traps. The first eight cases also apply to the upper half of rQ; the next eight apply to rA.

```c
#define P_BIT (1 << 0)  /* instruction in privileged location */
#define S_BIT (1 << 1)  /* security violation */
#define B_BIT (1 << 2)  /* instruction breaks the rules */
#define K_BIT (1 << 3)  /* instruction for kernel only */
#define N_BIT (1 << 4)  /* virtual translation bypassed */
#define PX_BIT (1 << 5) /* permission lacking to execute from page */
#define PW_BIT (1 << 6) /* permission lacking to write on page */
#define PR_BIT (1 << 7) /* permission lacking to read from page */
#define PROT_OFFSET 5  /* distance from PR_BIT to protection code position */
#define X_BIT (1 << 8)  /* floating inexact */
#define Z_BIT (1 << 9)  /* floating division by zero */
#define U_BIT (1 << 10) /* floating underflow */
#define O_BIT (1 << 11) /* floating overflow */
#define I_BIT (1 << 12) /* floating invalid operation */
#define W_BIT (1 << 13) /* float-to-fix overflow */
#define V_BIT (1 << 14) /* integer overflow */
#define D_BIT (1 << 15) /* integer divide check */
#define H_BIT (1 << 16) /* trip handler bit */
#define F_BIT (1 << 17) /* forced trap bit */
#define E_BIT (1 << 18) /* external (dynamic) trap bit */
```

55. (Global variables 20) +≡

```c
char bit_code_map[] = "EFHDWIOUZXrwxnkbp";
```

56. (Internal prototypes 13) +≡

```c
static void print_bits ARG((int));
```

57. (Subroutines 14) +≡

```c
static void print_bits(x)
{
    int x;
    register int b, j;
    for (j = 0, b = E_BIT; (x & (b + b - 1)) & b; j++, b >>= 1)
        if (x & b) printf("%c", bit_code_map[j]);
}
```

58. The lower half of rQ holds external interrupts of highest priority. Most of them are implementation-dependent, but a few are defined in general.

(Header definitions 6) +≡

```c
#define POWER_FAILURE (1 << 0)  /* try to shut down calmly and quickly */
#define PARITY_ERROR  (1 << 1)  /* try to save the file systems */
#define NONEXISTENT_MEMORY (1 << 2) /* a memory address can’t be used */
#define REBOOT_SIGNAL  (1 << 4)  /* it’s time to start over */
#define INTERVAL_TIMEOUT (1 << 6) /* the timer register, rI, has reached zero */
#define STACK_OVERFLOW  (1 << 7)  /* data has been stored on the rC page */
```
58. **Dynamic speculation.** Now that we understand some basic low-level structures, we’re ready to look at the larger picture.

This simulator is based on the idea of “dynamic scheduling with register renaming,” as introduced in the 1960s by R. M. Tomasulo [IBM Journal of Research and Development 11 (1967), 25–33]. Moreover, the dynamic scheduling method is extended here to “speculative execution,” as implemented in several processors of the 1990s and described in section 4.6 of Hennessy and Patterson’s *Computer Architecture*, second edition (1995). The essential idea is to keep track of the pipeline contents by recording all dependencies between unfinished computations in a queue called the *reorder buffer*. An entry in the reorder buffer might, for example, correspond to an instruction that adds together two numbers whose values are still being computed; those numbers have been allocated space in earlier positions of the reorder buffer. The addition will take place as soon as both of its operands are known, but the sum won’t be written immediately into the destination register. It will stay in the reorder buffer until reaching the *hot seat* at the front of the queue. Finally, the addition leaves the hot seat and is said to be *committed*.

Some instructions in the reorder buffer may in fact be executed only on speculation, meaning that they won’t really be called for unless a prior branch instruction has the predicted outcome. Indeed, we can say that all instructions not yet in the hot seat are being executed speculatively, because an external interrupt might occur at any time and change the entire course of computation. Organizing the pipeline as a reorder buffer allows us to look ahead and keep busy computing values that have a good chance of being needed later, instead of waiting for slow instructions or slow memory references to be completed.

The reorder buffer is in fact a queue of *control* records, conceptually forming part of a circle of such records inside the simulator, corresponding to all instructions that have been dispatched or *issued* but not yet committed, in strict program order.

The best way to get an understanding of speculative execution is perhaps to imagine that the reorder buffer is large enough to hold hundreds of instructions in various stages of execution, and to think of an implementation of MMIX that has dozens of functional units—more than would ever actually be built into a chip. Then one can readily visualize the kinds of control structures and checks that must be made to ensure correct execution. Without such a broad viewpoint, a programmer or hardware designer will be inclined to think only of the simple cases and to devise algorithms that lack the proper generality. Thus we have a somewhat paradoxical situation in which a difficult general problem turns out to be easier to solve than its simpler special cases, because it enforces clarity of thinking.

Instructions that have completed execution and have not yet been committed are analogous to cars that have gone through our hypothetical repair shop and are waiting for their owners to pick them up. However, all analogies break down, and the world of automobiles does not have a natural counterpart for the notion of speculative execution. That notion corresponds roughly to situations in which people are led to believe that their cars need a new piece of equipment, but they suddenly change their mind once they see the price tag, and they insist on having the equipment removed even after it has been partially or completely installed.

Speculatively executed instructions might make no sense: They might divide by zero or refer to protected memory areas, etc. Such anomalies are not considered catastrophic or even exceptional until the instruction reaches the hot seat.

The person who designs a computer with speculative execution is an optimist, who has faith that the vast majority of the machine’s predictions will come true. The person who designs a reliable implementation of such a computer is a pessimist, who understands that all predictions might come to naught. The pessimist does, however, take pains to optimize the cases that do turn out well.
Let’s consider what happens to a single instruction, say `ADD $1, $2, $3`, as it travels through the pipeline in a normal situation. The first time this instruction is encountered, it is placed into the I-cache (that is, the instruction cache), so that we won’t have to access memory when we need to perform it again. We will assume for simplicity in this discussion that each I-cache access takes one clock cycle, although other possibilities are allowed by `MMIX_config`.

Suppose the simulated machine fetches the example `ADD` instruction at time 1000. Fetching is done by a coroutine whose `stage` number is 0. A cache block typically contains 8 or 16 instructions. The fetch unit of our machine is able to fetch up to `fetch_max` instructions on each clock cycle and place them in the fetch buffer, provided that there is room in the buffer and that all the instructions belong to the same cache block.

The dispatch unit of our simulator is able to issue up to `dispatch_max` instructions on each clock cycle and move them from the fetch buffer to the reorder buffer, provided that functional units are available for those instructions and there is room in the reorder buffer. A functional unit that handles `ADD` is usually called an ALU (arithmetic logic unit), and our simulated machine might have several of them. If they aren’t all stalled in stage 1 of their pipelines, and if the reorder buffer isn’t full, and if the machine isn’t in the process of deissuing instructions that were mispredicted, and if fewer than `dispatch_max` instructions are ahead of the `ADD` in the fetch buffer, and if all such prior instructions can be issued without using up all the free ALUs, our `ADD` instruction will be issued at time 1001. (In fact, all of these conditions are usually true.)

We assume that `L > 3`, so that `$1$, $2$, and $3$ are local registers. For simplicity we’ll assume in fact that the register stack is empty, so that the `ADD` instruction is supposed to set `$1$ ← `$2` + `$3`. The operands `$2` and `$3` might not be known at time 1001; they are `spec` values, which might point to `specnode` entries in the reorder buffer for previous instructions whose destinations are `$2` and `$3`. The dispatcher fills the next available control block of the reorder buffer with information for the `ADD`, containing appropriate `spec` values corresponding to `$2` and `$3` in its `y` and `z` fields. The `x` field of this control block will be inserted into a doubly linked list of `specnode` records, corresponding to `$1`, and to all instructions in the reorder buffer that have `$1` as a destination. The boolean value `x.known` will be set to `false`, meaning that this speculative value still needs to be computed. Subsequent instructions that need `$1` as a source will point to `x`, if they are issued before the sum `x.o` has been computed. Double linking is used in the `specnode` list because the `ADD` instruction might be cancelled before it is finally committed; thus deletions might occur at either end of the list for `$1`.

At time 1002, the ALU handling the `ADD` will stall if its inputs `y` and `z` are not both known (namely if `y.p` ≠ `Λ` or `z.p` ≠ `Λ`). In fact, it will also stall if its third input `ra` is not known; the current speculative value of `ra`, except for its event bits, is represented in the `ra` field of the control block, and we must have `ra.p` ≡ `Λ`. In such a case the ALU will look to see if the `spec` values pointed to by `y.p` and/or `z.p` and/or `ra.p` become defined on this clock cycle, and it will update its own input values accordingly.

But let’s assume that `y`, `z`, and `ra` are already known at time 1002. Then `x.o` will be set to `y.o + z.o` and `x.known` will become `true`. This will make the result destined for `$1` available to be used in other instructions at time 1003.

If no overflow occurs when adding `y.o` to `z.o`, the `interrupt` and `arith_exc` fields of the control block for `ADD` are set to zero. But when overflow does occur (shudder), there are two cases, based on the V-enable bit of `ra`, which is found in field `h.o` of the control block. If this bit is 0, the V-bit of the `arith_exc` field in the control block is set to 1; the `arith_exc` field will be ORed into `ra` when the `ADD` instruction is eventually committed. But if the V-enable bit is 1, the trip handler should be called, interrupting the normal sequence. In such a case, the `interrupt` field of the control block is set to specify a trip, and the fetcher and dispatcher are told to forget what they have been doing; all instructions following the `ADD` in the reorder buffer must now be deissued. The virtual starting address of the overflow trip handler, namely location 32, is hastily passed to the fetch routine, and instructions will be fetched from that location as soon as possible. (Of course the overflow and the trip handler are still speculative until the `ADD` instruction is committed. Other exceptional conditions might cause the `ADD` itself to be terminated before it gets to the hot seat. But the pipeline keeps charging ahead, always trying to guess the most probable outcome.)

The commission unit of this simulator is able to commit and/or deissue up to `commit_max` instructions on each clock cycle. With luck, fewer than `commit_max` instructions will be ahead of our `ADD` instruction at time 1003, and they will all be completed normally. Then `$1$` can be set to `x.o`, and the event bits of `ra`
can be updated from arith_exc, and the ADD command can pass through the hot seat and out of the reorder buffer.

\( \text{Extern variables 4} \) \( +\equiv \)

\( \text{Extern int fetch_max, dispatch_max, peekahead, commit_max;} \)

\(/\ast \text{limits on instructions that can be handled per clock cycle } \ast/\)

60. The instruction currently occupying the hot seat is the only issued-but-not-yet-committed instruction that is guaranteed to be truly essential to the machine’s computation. All other instructions in the reorder buffer are being executed on speculation; if they prove to be needed, well and good, but we might want to jettison them all if, say, an external interrupt occurs.

Thus all instructions that change the global state in complicated ways—like LDVTS, which changes the virtual address translation caches—are performed only when they reach the hot seat. Fortunately the vast majority of instructions are sufficiently simple that we can deal with them more efficiently while other computations are taking place.

In this implementation the reorder buffer is simply housed in an array of control records. The first array element is reorder_bot, and the last is reorder_top. Variable hot points to the control block in the hot seat, and hot - 1 to its predecessor, etc. Variable cool points to the next control block that will be filled in the reorder buffer. If hot \( \equiv \) cool the reorder buffer is empty; otherwise it contains the control records hot, hot - 1, \ldots, cool + 1, except of course that we wrap around from reorder_bot to reorder_top when moving down in the buffer.

\( \text{Extern variables 4} \) \( +\equiv \)

\( \text{Extern control *reorder_bot, *reorder_top;} \)

\(/\ast \text{least and greatest entries in the ring containing the reorder buffer } \ast/\)

\( \text{Extern control *hot, *cool;} \quad /\ast \text{front and rear of the reorder buffer } \ast/\)

\( \text{Extern control *old_hot;} \quad /\ast \text{value of hot at beginning of cycle } \ast/\)

\( \text{Extern int deissues;} \quad /\ast \text{the number of instructions that need to be deissued } \ast/\)

61. \( \text{Initialize everything 22} \) \( +\equiv \)

hot = cool = reorder_top;

deissues = 0;

62. \( \text{Internal prototypes 13} \) \( +\equiv \)

static void print_reorder_buffer ARGS((void));
63. (Subroutines 14) ≡

static void print_reorder_buffer()
{
    printf("Reorder buffer");
    if (hot ≡ cool) printf("(empty)\n");
    else {
        register control ∗p;
        if (deissues)
            printf("(\%d to be deissued)", deissues);
        if (doing_interrupt)
            printf("(interrupt state,\%d)", doing_interrupt);
        printf(":\n");
        for (p = hot; p ≠ cool; p = (p ≡ reorder_top ? reorder_top : p - 1)) {
            print_control_block(p);
            if (p⃗ owner)
                printf("\n");
            printf("\n");
        }
        printf("(\%d available,\%d rename register%s,\%d memory slot%s\n", rename_regs,
            rename_regs ≠ 1 ? "s" : "", mem_slots, mem_slots ≠ 1 ? "s" : "");
    }
}

64. Here is an overview of what happens on each clock cycle.

(Perform one machine cycle 64) ≡
{
    (Check for external interrupt 314);
    dispatch_count = 0;
    old_hot = hot; ∗∗ remember the hot seat position at beginning of cycle ∗∗
    old_tail = tail; ∗∗ remember the fetch buffer contents at beginning of cycle ∗∗
    suppress_dispatch = (deissues ∨ dispatch_lock);
    if (doing_interrupt) (Perform one cycle of the interrupt preparations 318)
    else (Commit and/or deissue up to commit_max instructions 67);
        (Execute all coroutines scheduled for the current time 125);
        if (~suppress_dispatch) (Dispatch one cycle’s worth of instructions 74);
            ticks = incr(ticks, 1); ∗∗ and the beat moves on ∗∗
            dispatch_stat[dispatch_count]++;
}

This code is used in section 10.

65. (Global variables 20) ≡

int dispatch_count; ∗∗ how many dispatched on this cycle ∗∗
bool suppress_dispatch; ∗∗ should dispatching be bypassed? ∗∗
int doing_interrupt; ∗∗ how many cycles of interrupt preparations remain ∗∗
lockvar dispatch_lock; ∗∗ lock to prevent instruction issues ∗∗

66. (External variables 4) ≡

Extern int ∗dispatch_stat; ∗∗ how often did we dispatch 0, 1, ... instructions? ∗∗
Extern bool security_disabled; ∗∗ omit security checks for testing purposes? ∗∗
§67.  \( \langle \text{Commit and/or deissue up to commit}_\text{max} \text{ instructions 67} \rangle \equiv \)
\begin{verbatim}
\{ 
  for (m = commit_max; m > 0 \land deissues > 0; m --) \langle \text{Deissue the coolest instruction 145} \rangle;
  for (; m > 0; m --) {
    if (hot \equiv cool) break; /* reorder buffer is empty */
    if (~security_disabled) \langle \text{Check for security violation, break if so 149} \rangle;
    if (hot-owner) break; /* hot seat instruction isn’t finished */
    \langle \text{Commit the hottest instruction, or break if it’s not ready 146} \rangle;
    i = hot.i;
    if (hot \equiv reorder_bot) hot = reorder_top;
    else hot --;
    if (i \equiv resum) break; /* allow the resumed instruction to see the new rK */
  }
\}
\end{verbatim}
This code is used in section 64.
68. **The dispatch stage.** It would be nice to present the parts of this simulator by dealing with the fetching, dispatching, executing, and committing stages in that order. After all, instructions are first fetched, then dispatched, then executed, and finally committed. However, the fetch stage depends heavily on difficult questions of memory management that are best deferred until we have looked at the simpler parts of simulation. Therefore we will take our initial plunge into the details of this program by looking first at the dispatch phase, assuming that instructions have somehow appeared magically in the fetch buffer.

The fetch buffer, like the circular priority queue of all coroutines and the circular queue used for the reorder buffer, lives in an array that is best regarded as a ring of elements. The elements are structures of type `fetch`, which have five fields: A 32-bit `inst`, which is an MMIX instruction; a 64-bit `loc`, which is the virtual address of that instruction; an `interrupt` field, which is nonzero if, for example, the protection bits in the relevant page table entry for this address do not permit execution access; a boolean `noted` field, which becomes `true` after the dispatch unit has peeked at the instruction to see whether it is a jump or probable branch; and a `hist` field, which records the recent branch history. (The least significant bits of `hist` correspond to the most recent branches.)

```c
typedef struct {
    octa loc;       /* virtual address of instruction */
    tetra inst;     /* the instruction itself */
    unsigned int interrupt; /* bit codes that might cause interruption */
    bool noted;     /* have we peeked at this instruction? */
    unsigned int hist; /* if we peeked, this was the peek_hist */
} fetch;
```

69. The oldest and youngest entries in the fetch buffer are pointed to by `head` and `tail`, just as the oldest and youngest entries in the reorder buffer are called `hot` and `cool`. The fetch coroutine will be adding entries at the `tail` position, which starts at `old_tail` when a cycle begins, in parallel with the actions simulated by the dispatcher. Therefore the dispatcher is allowed to look only at instructions in `head`, `head`−1, . . . , `old_tail`+1, although a few more recently fetched instructions will usually be present in the fetch buffer by the time this part of the program is executed.

```c
Extern fetch *fetch_bot, *fetch_top;
    /* least and greatest entries in the ring containing the fetch buffer */
Extern fetch *head, *tail;    /* front and rear of the fetch buffer */
```

70. **Global variables**

```c
fetch *old_tail;    /* rear of the fetch buffer available on the current cycle */
```

71. **#define** `UNKNOWN_SPEC ((specnode *) 1)`

```c
(Initialize everything)
head = tail = fetch_top;
inst_ptr.p = UNKNOWN_SPEC;
```

72. **Internal prototypes**

```c
static void print_fetch_buffer ARGS((void));
```
§73  MMIX-PIPE  THE DISPATCH STAGE  29

73.  ⟨Subroutines 14⟩ +≡

static void print_fetch_buffer()
{
  printf("Fetch buffer");
  if (head ≡ tail) printf("(empty)\n");
  else {
    register fetch ∗ p;
    if (resuming) printf("(resumption_state,%d)", resuming);
    printf(":
");
    for (p = head; p ≠ tail; p = (p ≡ fetch_bot ? fetch_top : p − 1)) {
      printf(":08x(%s)\n", p ≡ inst ? opcode_name[prinst >> 24]);
      if (p−interrupt) print_bits(p−interrupt);
      if (p−noted) printf("*");
      printf("\n");
    }
    printf("Instruction_pointer is\n");
    if (inst_ptr.p ≡ Λ) print_octa(inst_ptr.o);
    else {
      printf("waiting for\n");
      if (inst_ptr.p ≡ UNKNOWN_SPEC) printf("dispatch");
      else if (inst_ptr.p−addr.h ≡ (tetra)−1) print_coroutine_id(((control ∗) inst_ptr.p−up)−owner);
      else print_specnode_id(inst_ptr.p−addr);
    }
    printf("\n");
  }
}

74.  The best way to understand the dispatching process is once again to “think big,” by imagining a huge fetch buffer and the potential ability to issue dozens of instructions per cycle, although the actual numbers are typically quite small.

If the fetch buffer is not empty after dispatch_max instructions have been dispatched, the dispatcher also looks at up to peekahead further instructions to see if they are jumps or other commands that change the flow of control. Much of this action would happen in parallel on a real machine, but our simulator works sequentially.

In the following program, true_head records the head of the fetch buffer as instructions are actually dispatched, while head refers to the position currently being examined (possibly peaking into the future).

If the fetch buffer is empty at the beginning of the current clock cycle, a “dispatch bypass” allows the dispatcher to issue the first instruction that enters the fetch buffer on this cycle. Otherwise the dispatcher is restricted to previously fetched instructions.

(Dispatch one cycle’s worth of instructions 74) +≡

{ register fetch ∗ true_head, ∗ new_head;
  true_head = head;
  if (head ≡ old_tail ∧ head ≠ tail) old_tail = (head ≡ fetch_bot ? fetch_top : head − 1);
  peek_hist = cool_hist;
  for (j = 0; j < dispatch_max + peekahead; j++)
    (Look at the head instruction, and try to dispatch it if j < dispatch_max 75);
  head = true_head;
}

This code is used in section 64.
75. (Look at the head instruction, and try to dispatch it if \( j < \text{dispatch\_max} \))

\[
\begin{align*}
\text{register mmix\_opcode } & \text{ op; } \\
\text{register int } & \text{ yz, } f; \\
\text{register bool } & \text{ freeze\_dispatch = false; } \\
\text{register func } & u = \Lambda; \\
\text{if (head } \equiv \text{ old\_tail) break; /* fetch buffer empty */} \\
\text{if (head } \equiv \text{ fetch\_bot) } & \text{ new\_head = fetch\_top; else new\_head = head } - 1; \\
\text{op = head\_inst } & \gg 24; \ yz = \text{head\_inst } & \# \text{ffff; } \\
& \text{ (Determine the flags, } f, \text{ and the internal opcode, } i \text{ 80); } \\
& \text{ (Install default fields in the cool block 100); } \\
& \text{if ((f } \& \text{ rel\_addr\_bit) } \text{ (Convert relative address to absolute address 84); } \\
& \text{if (head\_noted) } \text{ peak\_hist = head\_hist; } \\
& \text{else } (\text{ Redirect the fetch if control changes at this inst 85); } \\
& \text{if (} j \text{ } \geq \text{ dispatch\_max } \lor \text{ dispatch\_lock } \lor \text{ nullifying) } \{ \\
& \text{ head = new\_head; } \text{ continue; } /* \text{ can’t dispatch, but can peek ahead */ } \\
& \} \\
& \text{if (cool } \equiv \text{ reorder\_bot) } \text{ new\_cool = reorder\_top; else new\_cool = cool } - 1; \\
& \text{ (Dispatch an instruction to the cool block if possible, otherwise goto stall 101); } \\
& \text{ (Assign a functional unit if available, otherwise goto stall 82); } \\
& \text{ (Check for sufficient rename registers and memory slots, or goto stall 111); } \\
& \text{if ((op } \& \#0) \equiv \#40) \text{ (Record the result of branch prediction 152); } \\
& \text{ (Issue the cool instruction 81); } \\
& \text{ cool = new\_cool; cool\_O = new\_O; cool\_S = new\_S; } \\
& \text{ cool\_hist = peak\_hist; continue; } \\
& \text{ stall: } \text{ (Undo data structures set prematurely in the cool block and break 123); } \\
& \}
\]

This code is used in section 74.

76. An instruction can be dispatched only if a functional unit is available to handle it. A functional unit consists of a 256-bit vector that specifies a subset of MMIX’s opcodes, and an array of coroutines for the pipeline stages. There are \( k \) coroutines in the array, where \( k \) is the maximum number of stages needed by any of the opcodes supported.

( Type definitions 11 ) +≡

\[
\text{typedef struct func\_struct \{ } \\
\text{ char name[16]; /* symbolic designation */ } \\
\text{ tetra ops[8]; /* big-endian bitmap for the opcodes supported */ } \\
\text{ int } k; /* \text{ number of pipeline stages */ } \\
\text{ coroutine } *co; /* \text{ pointer to the first of } k \text{ consecutive coroutines */ } \\
\} \text{ func; } \\
\]

77. ( External variables 4 ) +≡

\[
\text{Extern func *funit; /* pointer to array of functional units */ } \\
\text{Extern int funit\_count; /* the number of functional units */ } \\
\]

78. It is convenient to have a 256-bit vector of all the supported opcodes, because we need to shut off a lot of special actions when an opcode is not supported.

( Global variables 20 ) +≡

\[
\text{control *new\_cool; /* the reorder position following cool */ } \\
\text{int resuming; /* set nonzero if resuming an interrupted instruction */ } \\
\text{tetra support[8]; /* big-endian bitmap for all opcodes supported */ } \\
\]
79. ⟨Initialize everything 22⟩ +≡
   { register func *u;
     for (u = funit; u ≤ funit + funit_count; u++)
       for (i = 0; i < 8; i++) support[i] |= u-ops[i];
   }

80. #define sign_bit (((unsigned) #80000000))
   (Determine the flags, f, and the internal opcode, i 80) ≡
   if ¬(support[op ≫ 5] & (sign_bit ≫ (op & 31))) {
     /* oops, this opcode isn’t supported by any functional unit */
     f = flags[TRAP], i = trap;
   } else f = flags[op], i = internal_op[op];
   if (i ≡ trip ∧ (head-loc.h & sign_bit)) f = 0, i = noop;

This code is used in section 75.

81. ⟨Issue the cool instruction 81⟩ ≡
   if (cool-interim) {
     cool-usage = false;
     if (cool-op ≡ SAVE) { Get ready for the next step of SAVE 341}
     else if (cool-op ≡ UNSAVE) { Get ready for the next step of UNSAVE 335}
     else if (cool-i ≡ preld ∨ cool-i ≡ prest) { Get ready for the next step of PRELD or PREST 228}
     else if (cool-i ≡ prego) { Get ready for the next step of PREGO 229}
   } else if (cool-i ≤ max_real_command) {
     if ((flags[cool-op] & ctl_change_bit) ∨ cool-i ≡ pbr)
       if (inst_ptr.p ≡ Λ ∧ (inst_ptr.o.h & sign_bit)) ¬(cool-loc.h & sign_bit) ∧ cool-i ≠ trap
         cool-interrupt |= P_BIT; /* jumping from nonnegative to negative */
       true_head = head = new_head; /* delete instruction from fetch buffer */
       resuming = 0;
     }
   if (freeze_dispatch) set_lock(u-co, dispatch_lock);
   cool-owner = u-co; u-co-ctl = cool;
   startup(u-co, 1); /* schedule execution of the new inst */
   if (verbose & issue_bit) {
     printf("Issuing"), print_control_block(cool);
     printf("", u); print_coroutine_id(u-co), printf("n");
   }
   dispatch_count ++;

This code is used in section 75.
82. We assign the first functional unit that supports $op$ and is totally unoccupied, if possible; otherwise we assign the first functional unit that supports $op$ and has stage 1 unoccupied.

\begin{verbatim}
( Assign a functional unit if available, otherwise goto stall 82 ) \equiv 
\{ register\ int t = op >> 5, b = sign_bit >> (op & 31);
    if (cool-i \equiv trap \land op \neq TRAP) \{ /* opcode needs to be emulated */
      u = funit + funit_count; /* this unit supports just TRIP and TRAP */
      goto unit_found;
    \}
    for (u = funit; u \leq funit + funit_count; u++)
      if (u-ops[t] \& b) \{
        for (i = 0; i < u-k; i++)
          if (u-co[i].next) goto unit_busy;
        goto unit_found;
        unit_busy:
      \}
    for (u = funit; u < funit + funit_count; u++)
      if ((u-ops[t] \& b) \& (u-co-next \equiv \Lambda)) goto unit_found;
    goto stall; /* all units for this op are busy */
  \}
unit_found:
\end{verbatim}

This code is used in section 75.
83. The flags table records special properties of each operation code in binary notation: #1 means Z is an immediate value, #2 means rZ is a source operand, #4 means Y is an immediate value, #8 means rY is a source operand, #10 means rX is a source operand, #20 means rX is a destination, #40 means YZ is part of a relative address, #80 means the control changes at this point.

#define X_is_dest_bit #20
#define reLaddr_bit #40
#define ctrl_change_bit #80

(Global variables 20) +

unsigned char flags[256] = {#8a,#2a,#2a,#2a,#2a,#2a,#2a,#2a,#2a,#26,#26,#26, /* TRAP, ... */
#26,#25,#26,#26,#26,#25,#26, /* FLOT, ... */
#2a,#2a,#2a,#2a,#2a,#26,#2a,#26, /* FMUL, ... */
#2a,#29,#2a,#2a,#29,#2a,#29,#29, /* MUL, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* ADD, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* 2ADDU, ... */
#2a,#29,#2a,#29,#26,#25,#26,#25, /* CMP, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* SL, ... */
#50,#50,#50,#50,#50,#50,#50,#50, /* BN, ... */
#50,#50,#50,#50,#50,#50,#50,#50, /* BNN, ... */
#50,#50,#50,#50,#50,#50,#50,#50, /* PBN, ... */
#50,#50,#50,#50,#50,#50,#50,#50, /* PBNN, ... */
#3a,#39,#3a,#3a,#39,#3a,#3a,#39, /* CSM, ... */
#3a,#39,#3a,#3a,#39,#3a,#3a,#39, /* CSNN, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* ZSN, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* ZSNN, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* ZNN, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* LDB, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* LDT, ... */
#2a,#29,#2a,#29,#3a,#39,#2a,#29, /* LDSF, ... */
#2a,#29,#0a,#0a,#09,#aa,#aa,#aa, /* LDVTS, ... */
#1a,#19,#1a,#19,#1a,#19,#1a,#19, /* STB, ... */
#1a,#19,#1a,#19,#1a,#19,#1a,#19, /* STT, ... */
#1a,#19,#1a,#19, #0a,#09,#1a,#19, /* STSF, ... */
#0a,#09,#0a,#09,#aa,#aa,#aa,#aa, /* SYNCD, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* OR, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* AND, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* BDIF, ... */
#2a,#29,#2a,#29,#2a,#29,#2a,#29, /* MUX, ... */
#20,#20,#20,#20,#30,#30,#30,#30, /* SETH, ... */
#30,#30,#30,#30,#30,#30,#30,#30, /* ORH, ... */
#0c,#0c,#0e,#0e,#0e,#0e,#0e,#0e, /* JMP, ... */
#80,#80,#00,#02,#01,#00,#20,#8a}; /* POP, ... */

84. (Convert relative address to absolute address 84) ≡

if (i ≡ jmp) yz = head-inst & #fffffff;
if (op & 1) yz = (i ≡ jmp ? #1000000 : #10000);
cool-y.o = incr(head-loc, 4), cool-y.p = Λ;
cool-z.o = incr(head-loc, yz ≪ 2), cool-z.p = Λ;

This code is used in section 75.
85. The location of the next instruction to be fetched is in a `spec` variable called `inst_ptr`. A slightly tricky optimization of the POP instruction is made in the common case that the speculative value of rJ is known.

(Redirect the fetch if control changes at this inst 85) ≡
\[
\begin{array}{l}
\text{register int } \text{predicted} = 0;
\text{if } ((\text{op} \& \#00) \equiv \#40) \text{ (Predict a branch outcome 151)};
\text{head-noted} = \text{true};
\text{head-hist} = \text{peek_hist};
\text{if } (\text{predicted} \lor (f \& \text{ctl_change_bit}) \lor (i \equiv \text{syncid} \land \neg(\text{cool-loc}\_h \& \text{sign_bit}))) \{  
\text{old_tail} = \text{tail} = \text{new_head}; \quad \text{/* discard all remaining fetches */}
\text{(Restart the fetch coroutine 287)};
\text{switch (i) } \{  
\text{case jmp: case br: case pbr: case pushj: inst_ptr = cool-z; break;}
\text{case pop: if } (g[rJ].up-known \land j < \text{dispatch}\_max \land \neg\text{dispatch}\_lock \land \neg\text{nullifying}) \{  
\text{inst_ptr.o} = \text{incr}(g[rJ].up-o, yz \ll 2); \text{inst_ptr.p} = \Lambda; \text{break;}
\text{} \quad \text{/* otherwise fall through, will wait on cool-go */}
\text{case go: case pushgo: case trap: case resume: case syncid: inst_ptr.p = UNKNOWN\_SPEC; break;}
\text{case trip: inst_ptr = zero_spec; break;}
\text{\}
\text{\}
\text{\}
\text{\}
\text{\}
\text{\}
\text{This code is used in section 75.}
\end{array}
\]

86. At any given time the simulated machine is in two main states, the “hot state” corresponding to instructions that have been committed and the “cool state” corresponding to all the speculative changes currently being considered. The dispatcher works with cool instructions and puts them into the reorder buffer, where they gradually get warmer and warmer. Intermediate instructions, between `hot` and `cool`, have intermediate temperatures.

A machine register like l[101] or g[250] is represented by a specnode whose `o` field is the current hot value of the register. If the `up` and `down` fields of this specnode point to the node itself, the hot and cool values of the register are identical. Otherwise `up` and `down` are pointers to the coolest and hottest ends of a doubly linked list of specnodes, representing intermediate speculative values (sometimes called “rename registers”). The rename registers are implemented as the `x` or `o` specnodes inside control blocks, for speculative instructions that use this register as a destination. Speculative instructions that use the register as a source operand point to the next-hottest specnode on the list, until the value becomes known. The doubly linked list of specnodes is an input-restricted deque: A node is inserted at the cool end when the dispatcher issues an instruction with this register as a destination; a node is removed from the cool end if an instruction needs to be deissued; a node is removed from the hot end when an instruction is committed.

The special registers rA, rB, . . . occupy the same array as the global registers g[32], g[33], . . . . For example, rB is internally the same as g[0], because rB = 0.

(External variables 4) \equiv
\[
\begin{array}{l}
\text{Extern specnode } g[256]; \quad \text{/* global registers and special registers */}
\text{Extern specnode } *l; \quad \text{/* the ring of local registers */}
\text{Extern int } \text{bring_size}; \quad \text{/* the number of on-chip local registers (must be a power of 2) */}
\text{Extern int } \text{max_rename_regs, max_mem_slots}; \quad \text{/* capacity of reorder buffer */}
\text{Extern int } \text{rename_regs, mem_slots}; \quad \text{/* currently unused capacity */}
\end{array}
\]

87. Special register rC was the clock in the original definition of MMIX. But now the clock is just an external variable, called `ticks`.

(External variables 4) \equiv
\[
\begin{array}{l}
\text{Extern octa } ticks; \quad \text{/* the internal clock */}
\end{array}
\]
88. ⟨Global variables 20⟩ +≡
    int bring_mask; /* for calculations modulo bring_size */

89. The addr fields in the specnode lists for registers are used to identify that register in diagnostic messages. Such addresses are negative; memory addresses are positive.

All registers are initially zero except rG, which is initially 255, and rN, which has a constant value identifying the time of compilation. (The macro ABSTIME is defined externally in the file abstime.h, which should have just been created by ABSTIME; ABSTIME is a trivial program that computes the value of the standard library function time(A). We assume that this number, which is the number of seconds in the “UNIX epoch,” is less than $2^{32}$. Beware: Our assumption will fail in February of 2106.)

#define VERSION 1 /* version of the MMIX architecture that we support */
#define SUBVERSION 0 /* secondary byte of version number */
#define SUBSUBVERSION 2 /* further qualification to version number */

⟨Initialize everything 22⟩ +≡
    rename_regs = max_rename_regs;
    mem_slots = max_mem_slots;
    bring_mask = bring_size - 1;
    for (j = 0; j < 256; j++) {
        g[j].addr.h = sign_bit, g[j].addr.l = j, g[j].known = true;
        g[j].up = g[j].down = &g[j];
    }
    g[rG].o.l = 255;
    g[rN].o.h = (VERSION << 24) + (SUBVERSION << 16) + (SUBSUBVERSION << 8);
    g[rN].o.l = ABSTIME; /* see comment and warning above */
    for (j = 0; j < bring_size; j++) {
        l[j].addr.h = sign_bit, l[j].addr.l = 256 + j, l[j].known = true;
        l[j].up = l[j].down = &l[j];
    }

90. ⟨Internal prototypes 13⟩ +≡
    static void print_specnode_id ARGS((octa));

91. ⟨Subroutines 14⟩ +≡
    static void print_specnode_id(a)
    {
        octa a;
        {
            if (a.h ≡ sign_bit) {
                if (a.l < 32) printf("%s", special_name[a.l]);
                else if (a.l < 256) printf("g[%d]", a.l);
                else printf("l[%d]", a.l - 256);
            } else if (a.h ≠ (tetra) - 1) {
                printf("m[\"]"); print_octa(a); printf("\"]");
            }
        }

92. The specval subroutine produces a spec corresponding to the currently coolest value of a given local or global register.

⟨Internal prototypes 13⟩ +≡
    static spec specval ARGS((specnode *));
93. ⟨Subroutines 14⟩ +≡
static spec specval(r)
    specnode *r;
    {
        spec res;
        if (r←up←known) res.o = r←up←o, res.p = Λ;
        else res.p = r←up;
        return res;
    }

94. The spec_install subroutine introduces a new speculative value at the cool end of a given doubly linked list.
⟨Internal prototypes 13⟩ +≡
static void spec_install ARGS((specnode *, specnode *));

95. ⟨Subroutines 14⟩ +≡
static void spec_install(r, t) /* insert t into list r */
    specnode *r, *t;
    {
        t←up = r←up;
        t←up←down = t;
        r←up = t;
        t←down = r;
        t←addr = r←addr;
    }

96. Conversely, spec_rem takes such a value out.
⟨Internal prototypes 13⟩ +≡
static void spec_rem ARGS((specnode *));

97. ⟨Subroutines 14⟩ +≡
static void spec_rem(t) /* remove t from its list */
    specnode *t;
    {
        register specnode *u = t←up, *d = t←down;
        u←down = d; d←up = u;
    }

98. Some special registers are so central to MMIX’s operation, they are carried along with each control block in the reorder buffer instead of being treated as source and destination registers of each instruction. For example, the register stack pointers rO and rS are treated in this way. The normal specnodes for rO and rS, namely g[rO] and g[rS], are not actually used; the cool values are called cool_O and cool_S. (Actually cool_O and cool_S correspond to the register values divided by 8, since rO and rS are always multiples of 8.)

The arithmetic status register, rA, is also treated specially. Its event bits are kept up to date only at the “hot” end, by accumulating values of arith_exc; an instruction to GET the value of rA will be executed only in the hot seat. The other bits of rA, which are needed to control trip handlers and floating point rounding, are treated in the normal way.
⟨External variables 4⟩ +≡
Extern octa cool_O, cool_S; /* values of rO, rS before the cool instruction */
§99.  (Global variables 20) 

\[ \langle \text{unsigned int } \text{cool}_L, \text{ cool}_G; \text{ * values of } \text{rL and } \text{rG before the cool instruction */} \]
\[ \langle \text{unsigned int } \text{cool}_\text{hist}, \text{ peek}_\text{hist}; \text{ * history bits for branch prediction */} \]
\[ \text{octa } \text{new}_O, \text{ new}_S; \text{ /* values of } \text{rO, rS after cool */} \]

100.  (Install default fields in the cool block 100) 

\[ \text{cool-op } = \text{op}; \text{ cool-i } = i; \]
\[ \text{cool-xx } = (\text{head-inst } \gg 16) \& ^{\text{spec}}; \text{ cool-yy } = (\text{head-inst } \gg 8) \& ^{\text{spec}}; \text{ cool-zz } = (\text{head-inst }) \& ^{\text{spec}}; \]
\[ \text{cool-loc } = \text{head-loc}; \]
\[ \text{cool-y } = \text{cool-z } = \text{cool-b } = \text{cool-r } = \text{zero_spec}; \]
\[ \text{cool-x.o } = \text{cool-a.o } = \text{cool-rl.o } = \text{zero_octa}; \]
\[ \text{cool-x.known } = \text{false}; \]
\[ \text{cool-x.up } = \Lambda; \]
\[ \text{cool-a.known } = \text{false}; \]
\[ \text{cool-a.up } = \Lambda; \]
\[ \text{cool-rl.known } = \text{true}; \]
\[ \text{cool-rl.up } = \Lambda; \]
\[ \text{cool-need.b } = \text{cool-need_ra } = \text{cool-ren.x } = \text{cool-ren.a } = \text{cool-set.l } = \text{false}; \]
\[ \text{cool-arith_exc } = \text{cool-denin } = \text{cool-denout } = 0; \]
\[ \text{if } ((\text{head-loc.h } \& \text{ sign_bit}) \wedge \neg(g[rU].o.h \& ^{\text{spec}})) \text{ cool-usage } = \text{false}; \]
\[ \text{else } \text{cool-usage } = ((\text{op } \& \text{g}[rU].o.h \gg 16)) \equiv g[rU].o.h \gg 24 \equiv \text{true } : \text{false}; \]
\[ \text{new}_O = \text{cool-cur.O } = \text{cool.O}; \text{ new}_S = \text{cool-cur.S } = \text{cool.S}; \]
\[ \text{cool-interrupt } = \text{head-interrupt}; \]
\[ \text{cool-hist } = \text{peek-hist}; \]
\[ \text{cool-go.o } = \text{incr(cool-loc,4);} \]
\[ \text{cool-go.known } = \text{false}, \text{cool-go.addr.h } = -1, \text{cool-go.up } = (\text{specnode }) \text{ cool}; \]
\[ \text{cool-interim } = \text{cool-stack_alert } = \text{false}; \]

This code is used in section 75.

101.  (Dispatch an instruction to the cool block if possible, otherwise goto stall 101) 

\[ \text{if } (\text{new.cool } \equiv \text{hot}) \text{ goto stall; /* reorder buffer is full */} \]
\[ \text{(Make sure } \text{cool}_L \text{ and } \text{cool}_G \text{ are up to date 102);} \]
\[ \text{(Install the operand fields of the cool block 103);} \]
\[ \text{if } (f \& X_{\text{is_dest_bit}}) \text{ (Install register } X \text{ as the destination, or insert an internal command and } \text{goto dispatch_done if } X \text{ is marginal 110);} \]
\[ \text{switch } (i) \{ \]
\[ \text{(Special cases of instruction dispatch 117)} \]
\[ \text{default: break; } \]
\[ \} \]
\[ \text{dispatch_done: } \]

This code is used in section 75.

102.  The UNSAVE operation begins by loading register rG from memory. We don’t really need to know the value of rG until twelve other registers have been unsaved, so we aren’t fussy about it here.

\[ \text{(Make sure } \text{cool}_L \text{ and } \text{cool}_G \text{ are up to date 102)} \equiv \]
\[ \text{if } (\neg g[rL].up-known) \text{ goto stall; } \]
\[ \text{cool}_L = g[rL].up-o.l; \]
\[ \text{if } (\neg g[rG].up-known \wedge \neg(op \equiv \text{UNSAVE } \wedge \text{cool-xx } \equiv 1)) \text{ goto stall; } \]
\[ \text{cool}_G = g[rG].up-o.l; \]

This code is used in section 101.
103. ⟨Install the operand fields of the cool block 103⟩ ≡
if (resuming) (Insert special operands when resuming an interrupted operation 324)
else {
  if (f & #10) ⟨Set cool-b from register X 106⟩
  if (third_operand[op] ∧ (cool-i ≠ trup)) ⟨Set cool-b and/or cool-ra from special register 108⟩;
  if (f & #1) cool-z.o.l = cool-zz;
  else if (f & #2) ⟨Set cool-z from register Z 104⟩
  else if (((op & #f0) ≡ #e0) ⟨Set cool-z as an immediate wyde 109⟩;
  if (f & #4) cool-y.o.l = cool(yy);
  else if (f & #8) ⟨Set cool-y from register Y 105⟩
}
This code is used in section 101.

104. ⟨Set cool-z from register Z 104⟩ ≡
{    if (cool-zz ≥ cool_G) cool-z = specval(&g[cool-zz]);
    else if (cool-zz < cool_L) cool-z = specval(&l[(cool_O.l + cool-zz) & lring_mask]);
}
This code is used in section 103.

105. ⟨Set cool-y from register Y 105⟩ ≡
{    if (cool-yy ≥ cool_G) cool-y = specval(&g[cool-yy]);
    else if (cool-yy < cool_L) cool-y = specval(&l[(cool_O.l + cool-yy) & lring_mask]);
}
This code is used in section 103.

106. ⟨Set cool-b from register X 106⟩ ≡
{    if (cool-xx ≥ cool_G) cool-b = specval(&g[cool-xx]);
    else if (cool-xx < cool_L) cool-b = specval(&l[(cool_O.l + cool-xx) & lring_mask]);
    if (f & rel_addr_bit) cool-need_b = true; /* br, pbr */
}
This code is used in section 103.
If an operation requires a special register as third operand, that register is listed in the third_operand table.

(Global variables 20) +≡

unsigned char third_operand[256] = {
    0, rA, 0, 0, rA, rA, rA, rA, /* TRAP, ... */
    rA, rA, rA, rA, rA, rA, rA, rA, /* FLOT, ... */
    rA, rE, rE, rA, rA, rA, rA, rA, /* FMUL, ... */
    rA, rA, 0, 0, rA, rA, rD, rD, /* MUL, ... */
    rA, rA, 0, 0, rA, rA, 0, 0, /* ADD, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* 2ADDU, ... */
    0, 0, 0, 0, rA, rA, 0, 0, /* CMP, ... */
    rA, rA, 0, 0, 0, 0, 0, 0, /* SL, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* BN, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* BNN, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* PBN, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* PBNN, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* CSN, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* CSNN, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* ZSN, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* ZSNN, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* LDB, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* LDT, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* LDSF, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* LDVTS, ... */
    rA, rA, 0, 0, rA, rA, 0, 0, /* STB, ... */
    rA, rA, 0, 0, 0, 0, 0, 0, /* STT, ... */
    rA, rA, 0, 0, 0, 0, 0, 0, /* STSF, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* SYNCD, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* OR, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* AND, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* BDIF, ... */
    rM, rM, 0, 0, 0, 0, 0, 0, /* MUX, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* SETH, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* ORH, ... */
    0, 0, 0, 0, 0, 0, 0, 0, /* JMP, ... */
    rJ, 0, 0, 0, 0, 0, 0, 255); /* POP, ... */

108. The cool-rb field is busy in operations like STB or STSF, which need rA. So we use cool-ra instead, when rA is needed.

(\textit{Set cool-rb and/or cool-ra from special register 108}) +≡

\begin{verbatim}
if (third_operand[op] ≡ rA ∨ third_operand[op] ≡ rE) cool-need_ra = true, cool-ra = specval(&g[rA]);
if (third_operand[op] ≠ rA) cool-need_b = true, cool-b = specval(&g[third_operand[op]]);
\end{verbatim}

This code is used in section 103.
109. \(\langle\text{Set } cool^\rightarrow z \text{ as an immediate wyde } 109\rangle \equiv\)
\[
\begin{align*}
\text{switch} \ (op \& 3) \ {\} \\
\text{case } 0: \ cool^\rightarrow z.o.h = yz \ll 16; \ \text{break}; \\
\text{case } 1: \ cool^\rightarrow z.o.h = yz; \ \text{break}; \\
\text{case } 2: \ cool^\rightarrow z.o.l = yz \ll 16; \ \text{break}; \\
\text{case } 3: \ cool^\rightarrow z.o.l = yz; \ \text{break}; \\
\end{align*}
\]
\[\text{if } (i \neq \text{set}) \ {\} \quad /* \text{ register X should also be the Y operand */}\]
\[
\begin{align*}
\text{cool}^\rightarrow y &= \text{cool}^\rightarrow b; \\
\text{cool}^\rightarrow b &= \text{zero}\_\text{spec}; \\
\end{align*}
\]
This code is used in section 103.

110. \(\langle\text{Install register X as the destination, or insert an internal command and goto dispatch\_done if X is marginal } 110\rangle \equiv\)
\[
\begin{align*}
\text{if } (cool^\rightarrow xx \geq cool^\rightarrow G) \ {\} \\
\quad \text{if } (i \neq \text{pushgo} \land i \neq \text{pushj} \land i \neq \text{cswap}) \ cool^\rightarrow \text{ren}\_x = \text{true}, \ \text{spec\_install}([g|cool^\rightarrow xx], &cool^\rightarrow x); \\
\quad \text{else if } (cool^\rightarrow xx < cool^\rightarrow L) \ {\} \\
\quad \quad \text{if } (i \neq \text{cswap}) \ cool^\rightarrow \text{ren}\_x = \text{true}, \ \text{spec\_install}([l|(cool^\rightarrow O.l + cool^\rightarrow xx) \& \text{bring\_mask}], &cool^\rightarrow x); \\
\quad \quad \text{else } \ {\} \quad /* \text{ we need to increase L before issuing head\_inst */}\]
\[
\begin{align*}
\text{increase}\_L: \ & ((cool^\rightarrow S.l - cool^\rightarrow O.l - cool^\rightarrow L - 1) \& \text{bring\_mask}) \equiv 0) \\
& \quad \langle\text{Insert an instruction to advance gamma } 113\rangle \text{;} \\
\text{else } \ & \langle\text{Insert an instruction to advance beta and L } 112\rangle; \\
\end{align*}
\]
This code is used in section 101.

111. \(\langle\text{Check for sufficient rename registers and memory slots, or goto stall } 111\rangle \equiv\)
\[
\begin{align*}
\text{if } (\text{rename}\_\text{regs} < (cool^\rightarrow \text{ren}\_x \ ? 1 : 0) + (cool^\rightarrow \text{ren}\_a \ ? 1 : 0)) \ \text{goto stall}; \\
\text{if } (\text{cool}^\rightarrow \text{mem}\_x) \ {\} \\
\quad \text{if } (\text{mem}\_\text{slots}) \ \text{mem}\_\text{slots}--; \ \text{else goto stall}; \\
\quad \text{rename}\_\text{regs} -= (cool^\rightarrow \text{ren}\_x \ ? 1 : 0) + (cool^\rightarrow \text{ren}\_a \ ? 1 : 0); \\
\end{align*}
\]
This code is used in section 75.
112. The `incrl` instruction advances $\beta$ and rL by 1 at a time when we know that $\beta \neq \gamma$, in the ring of local registers.

(Insert an instruction to advance beta and L 112) \equiv
\{
  cool_i = incrl;
  spec_install(&l[(cool_O.l + cool_L) & bring_mask], &cool-x);
  cool-need_b = cool-need_ra = false;
  cool-y = cool-z = zero_spec;
  cool-x.known = true;  /* cool-x.o = zero_octa */
  spec_install(&g[rL], &cool-rl);
  cool-rl.o.l = cool_L + 1;
  cool-ren_x = cool-set_l = true;
  op = SETH;  /* this instruction to be handled by the simplest units */
  cool-interim = true;
  goto dispatch_done;
\}

This code is used in section 110.

113. The `incgamma` instruction advances $\gamma$ and rS by storing an octabyte from the local register ring to virtual memory location $cool_S \ll 3$.

(Insert an instruction to advance gamma 113) \equiv
\{
  cool-need_b = cool-need_ra = false;
  cool-i = incgamma;
  new_S = incr(cool_S, 1);
  cool-b = specval(&l[cool_S.l & bring_mask]);
  cool-y.p = \Lambda, cool-y.o = shift_left(cool_S, 3);
  cool-z = zero_spec;
  cool-mem_x = true, spec_install(&mem, &cool-x);
  op = STOU;  /* this instruction needs to be handled by load/store unit */
  cool-interim = true;
  cool-stack_alert = ¬(cool-y.o.h & sign_bit);
  goto dispatch_done;
\}

This code is used in sections 110, 119, and 337.
The \textit{decgamma} instruction decreases $\gamma$ and $rS$ by loading an octabyte from virtual memory location $(cool_S - 1) \ll 3$ into the local register ring. The value of $\beta$ may need to be decreased too (by decreasing $rL$).

\begin{verbatim}
(Insert an instruction to decrease gamma 114) ≡ \\
\begin{cases}
\text{if } (cool_O.l + cool_L \equiv cool_S.l + \text{bring\_size}) \{ /* don't let } \gamma \text{ pass } \beta */
  \text{if } (cool-i \equiv \text{pop } \land \text{cool-xx } \equiv \text{cool}_L \land \text{cool}_L > 1) \{ \\
  cool-i = or; /* we'll preserve the main result by moving it down */
  head-inst -= #10000; /* decrease X field of POP in fetch buffer */
  op = OR;
  cool-y = specval(\&l[(cool_O.l + cool-xx - 1) & \text{bring\_mask}]);
  spec_install(\&l[(cool_O.l + cool-xx - 2) & \text{bring\_mask}], &cool-x);
\} else \\
  spec_install(\&g[rL], &cool-rl);
  cool-rl.o.l = cool_L - 1;
  cool-set_l = true;
\}
\} if (cool-i \neq or) \\
  cool-i = \text{decgamma};
  new_S = \text{incr}(cool_S, -1);
  cool-y.p = \Lambda, cool-y.o = \text{shift\_left}(new_S, 3);
  spec_install(\&l[new_S.l & \text{bring\_mask}], &cool-x);
  op = LDOU; /* this instruction needs to be handled by load/store unit */
  cool-\text{ptr}_a = (\text{void} *) \text{mem\_up};
\}
cool-z = cool-b = zero_spec;
cool-\text{need}_b = false;
cool-\text{ren}_x = cool-interim = true;
\textbf{goto} \text{dispatch\_done};
\}
\end{verbatim}

This code is used in section 120.

Storing into memory requires a doubly linked data list of specnodes like the lists we use for local and global registers. In this case the head of the list is called \textit{mem}, and the \textit{addr} fields are physical addresses in memory.

\begin{verbatim}
(External variables 4) +≡ 
  External specnode \textit{mem};
\end{verbatim}

The \textit{addr} field of a memory specnode is all 1s until the physical address has been computed.

\begin{verbatim}
(Initialize everything 22) +≡ 
  \textit{mem}.addr.h = \textit{mem}.addr.l = -1;
  \textit{mem}.up = \textit{mem}.down = &\textit{mem};
\end{verbatim}
The **CSWAP** operation is treated as a partial store, with \$X as a secondary output. Partial store (pst) commands read an octabyte from memory before they write it.

(Special cases of instruction dispatch 117) +≡

```c
case cswap: cool-ren_a = true;
    spec_install(cool-xx ≥ cool_G ? \&g[cool-xx] : \&l[cool_O.l + cool-xx] & lring_mask], \&cool-a);
    cool-i = pst;

case st: if ((op & #fe) ≡ STCO) cool-b.o.l = cool-xx;

case pst: cool-mem_x = true, spec_install(&mem, &cool-x); break;

case ld: case ldunc: cool-ptr_a = (void *) mem.up; break;
```

See also sections 118, 119, 120, 121, 227, 312, 322, 332, 337, 347, and 355.

This code is used in section 101.

When new data is PUT into special registers 8 or 15–20 (namely rC, rK, rQ, rU, rV, rG, or rL) it can affect many things. Therefore we stop issuing further instructions until such PUTs are committed. Moreover, we will see later that such drastic PUTs defer execution until they reach the hot seat.

(Special cases of instruction dispatch 117) +≡

```c
case put: if (cool-yg ≠ 0 ∨ cool-xx ≥ 32) goto illegal_inst;
    if (cool-xx ≥ 8) {
        if (cool-xx ≤ 11 ∧ cool-xx ≠ 8) goto illegal_inst;
        if (cool-xx ≤ 18 ∧ ¬(cool-loc.h & sign_bit)) goto privileged_inst;
    }
    if (cool-xx ≡ 8 ∨ (cool-xx ≥ 15 ∧ cool-xx ≤ 20)) freeze_dispatch = true;
    cool-ren_x = true, spec_install(&g[cool-xx], &cool-x); break;

case get: if (cool-yg ∨ cool-zz ≥ 32) goto illegal_inst;
    if (cool-zz ≡ rO) cool-z.o = shift_left(cool_O, 3);
    else if (cool-zz ≡ rS) cool-z.o = shift_left(cool_S, 3);
    else cool-z = specval(&g[cool-zz]); break;

illegal_inst: cool-interrupt |= B_BIT; goto noop_inst;

case ldvts: if (cool-loc.h & sign_bit) break;

privileged_inst: cool-interrupt |= K_BIT;

noop_inst: cool-i = noop; break;
```
119. A **PUSHGO** instruction with \( X \geq G \) causes \( L \) to increase momentarily by 1, even if \( L = G \). But the value of \( L \) will be decreased before the **PUSHGO** is complete, so it will never actually exceed \( G \). Moreover, we needn’t insert an **incrl** command.

(Special cases of instruction dispatch 117) +≡

case **pushgo**: \( \text{inst_ptr.p} = &\text{cool-go}; \)

```c
\text{case pushj:}
\{
    \text{register unsigned int } x = \text{cool-xx};
    \text{if } (x \geq \text{cool}_L) \{
        \text{if } (((\text{cool}_S.l - \text{cool}_O.l - \text{cool}_L - 1) & \text{bring_mask}) \equiv 0)
            \text{Insert an instruction to advance gamma 113}
            x = \text{cool}_L; \text{cool}_L++;
            \text{cool-ren.x} = \text{true}, \text{spec_install}(&\text{kl}[(\text{cool}_O.l + x) & \text{bring_mask}], &\text{cool-x});
    \}
    \text{cool-x.known = true, cool-x.o.h = 0, cool-x.o.l = x;}
    \text{cool-ren_a = true, spec_install(&g[rI], &cool-a);}
    \text{cool-a.known = true, cool-a.o = incr(cool-loc, 4);}
    \text{cool-set.l = true, spec_install(&g[rL], &cool-rl);}
    \text{cool-rl.o.l = cool}_L - x - 1;
    \text{new_O = incr(cool}_O.x + 1);
\}
\text{break;}
\text{case syncid: if (cool-loc.h & sign_bit) break;}
\text{case go: inst_ptr.p = &cool-go; break;}
```

120. We need to know the topmost “hidden” element of the register stack when a **POP** instruction is dispatched. This element is usually present in the local register ring, unless \( \gamma = \alpha \).

Once it is known, let \( x \) be its least significant byte. We will be decreasing \( r_O \) by \( x + 1 \), so we may have to decrease \( \gamma \) repeatedly in order to maintain the condition \( r_S \leq r_O \).

(Special cases of instruction dispatch 117) +≡

case **pop**: if \( (\text{cool-xx} \land \text{cool}_L \geq \text{cool-xx}) \) \( \text{cool}\_y = \text{specval}(&\text{kl}[(\text{cool}_O.l + \text{cool-xx} - 1) & \text{bring_mask}]); \)

**pop_unsafe**: if \( (\text{cool}_S.l \equiv \text{cool}_O.l) \) (Insert an instruction to decrease gamma 114)

```c
\text{break;}
\text{register tetra } x;
\text{register unsigned int } new_L;
\text{register specnode } *p = l[(\text{cool}_O.l - 1) & \text{bring_mask}].up;
    \text{if } (p-\text{known}) \{ x = (p-o.l) \& \#ff; \text{else goto stall;}
    \text{if } (((\text{tetra}) (\text{cool}_O.l - \text{cool}_S.l) \leq x) \text{ Insert an instruction to decrease gamma 114;}
    \text{new_O = incr(cool}_O,-x - 1);\text{if } (\text{cool-i} \equiv \text{pop}) \text{ new}_L = x + (\text{cool-xx} \leq \text{cool}_L ? \text{cool-xx} : \text{cool}_L + 1);\text{else new}_L = x;\text{if } (\text{new}_L \geq \text{cool}_L) \text{ new}_L = \text{cool}_L;\text{if } (x < \text{new}_L) \text{ cool-ren.x} = \text{true, spec_install}(&\text{kl}[(\text{cool}_O.l - 1) & \text{bring_mask}], &\text{cool-x});\text{cool-set.l = true, spec_install(&g[rL], &cool-rl);}\text{cool-rl.o.l = new}_L;\text{if } (\text{cool-i} \equiv \text{pop}) \{
    \text{cool-z.o.l} = yz \ll 2;
    \text{if } (\text{inst_ptr.p} \equiv \text{UNKNOWN_SPEC} \land \text{new_head} \equiv \text{tail}) \text{ inst_ptr.p} = &\text{cool-go;}
\}
\text{break;}
```
121. (Special cases of instruction dispatch 117) +≡
   case mulu: cool-ren_a = true, spec_install(&g[rH], &cool-a); break;
   case div: case divu: cool-ren_a = true, spec_install(&g[rR], &cool-a); break;

122. It’s tempting to say that we could avoid taking up space in the reorder buffer when no operation
needs to be done. A JMP instruction qualifies as a no-op in this sense, because the change of control occurs
before the execution stage. However, even a no-op might have to be counted in the usage register rU, so
it might get into the execution stage for that reason. A no-op can also cause a protection interrupt, if it
appears in a negative location. Even more importantly, a program might get into a loop that consists entirely
of jumps and no-ops; then we wouldn’t be able to interrupt it, because the interruption mechanism needs
to find the current location in the reorder buffer! At least one functional unit therefore needs to provide
explicit support for JMP, JMPB, and SWYM.

The SWYM instruction with F_BIT set is a special case: This is a request from the fetch coroutine for an
update to the IT-cache, when the page table method isn’t implemented in hardware.

123. (Undo data structures set prematurely in the cool block and break 123) ≡
   if (cool-interrupt & F_BIT) {
     cool-go.o = cool-y.o = cool-loc;
     inst_ptr = specval(&g[rT]);
   }
   break;

This code is used in section 75.
The execution stages. MMIX’s raison d’être is its ability to execute instructions. So now we want to simulate the behavior of its functional units.

Each coroutine scheduled for action at the current tick of the clock has a stage number corresponding to a particular subset of the MMIX hardware. For example, the coroutines with stage = 2 are the second stages in the pipelines of the functional units. A coroutine with stage = 0 works in the fetch unit. Several artificially large stage numbers are used to control special coroutines that do things like write data from buffers into memory.

In this program the current coroutine of interest is called self; hence self-stage is the current stage number of interest. Another key variable, self-ctl, is called data; this is the control block being operated on by the current coroutine. We typically are simulating an operation in which data-x is being computed as a function of data-y and data-z. The data record has many fields, as described earlier when we defined control structures; for example, data-owner is the same as self, during the execution stage, if it is nonnull.

This part of the simulator is written as if each functional unit is able to handle all 256 operations. In practice, of course, a functional unit tends to be much more specialized; the actual specialization is governed by the dispatcher, which issues an instruction only to a functional unit that supports it. Once an instruction has been dispatched, however, we can simulate it most easily if we imagine that its functional unit is universal.

Coroutines with higher stage numbers are processed first. The three most important variables that govern a coroutine’s behavior, once self-stage is given, are the external operation code data-op, the internal operation code data-i, and the value of data-state. We typically have data-state = 0 when a coroutine is first fired up.

( Local variables 12 ) +≡

register coroutine *self; /* the current coroutine being executed */
register control *data; /* the control block of the current coroutine */

When a coroutine has done all it wants to on a single cycle, it says goto done. It will not be scheduled to do any further work unless the schedule routine has been called since it began execution. The wait macro is a convenient way to say “Please schedule me to resume again at the current data-state” after a specified time; for example, wait(1) will restart a coroutine on the next clock tick.

# define wait(t) { schedule(self,t,data-state); goto done; }
# define pass_after(t) schedule(self + 1,t,data-state)
# define sleep { self-next = self; goto done; } /* wait forever */
# define awaken(c,t) schedule(c,t,c-ctl-state)

(Execute all coroutines scheduled for the current time 125 ) ≡

cur_time++; if ( cur_time ≡ ring_size ) cur_time = 0;
for ( self = quenelist(cur_time); self ≠ &sentinel; self = sentinel.next ) {
    sentinel.next = self-next; self-next = Λ; /* unschedule this coroutine */
    data = self-ctl;
    if ( verbose & coroutine_bit ) {
        printf("_running_"); print_coroutine_id(self); printf("_");
        printf("\n");
    }
}
switch ( self-stage ) {
    case 0: { Simulate an action of the fetch coroutine 288; }
    case 1: { Simulate the first stage of an execution pipeline 130; }
    default: { Simulate later stages of an execution pipeline 135; }
    (Cases for control of special coroutines 126;)
}

terminate: if ( self-lockloc ) *(self-lockloc) = Λ, self-lockloc = Λ;
done: ;
}

This code is used in section 64.
126. A special coroutine whose stage number is vanish simply goes away at its scheduled time.  
(Cases for control of special coroutines 126) ≡  
case vanish: goto terminate;  
See also sections 215, 217, 222, 224, 232, 237, and 257.  
This code is used in section 125.  

127. (Global variables 20) +≡  
coroutine mem_locker; /* trivial coroutine that vanishes */  
coroutine Dlocker; /* another */  
control vanish_ctl; /* such coroutines share a common control block */  

128. (Initialize everything 22) +≡  
mem_locker.name = "Locker";  
mem_locker.ctl = &vanish_ctl;  
mem_locker.stage = vanish;  
Dlocker.name = "Dlocker";  
Dlocker.ctl = &vanish_ctl;  
Dlocker.stage = vanish;  
v vanish_ctl.go.o.l = 4;  
for (j = 0; j < DTcache-ports; j++) DTcache-reader[j].ctl = &vanish_ctl;  
if (Dcache)  
for (j = 0; j < Dcache-ports; j++) Dcache-reader[j].ctl = &vanish_ctl;  
for (j = 0; j < ITcache-ports; j++) ITcache-reader[j].ctl = &vanish_ctl;  
if (Icache)  
for (j = 0; j < Icache-ports; j++) Icache-reader[j].ctl = &vanish_ctl;  

129. Here is a list of the stage numbers for special coroutines to be defined below.  
(Header definitions 6) +≡  
#define max_stage 99 /* exceeds all stage numbers */  
#define vanish 98 /* special coroutine that just goes away */  
#define flush_to_mem 97 /* coroutine for flushing from a cache to memory */  
#define flush_to_S 96 /* coroutine for flushing from a cache to the S-cache */  
#define fill_from_mem 95 /* coroutine for filling a cache from memory */  
#define fill_from_S 94 /* coroutine for filling a cache from the S-cache */  
#define fill_from_virt 93 /* coroutine for filling a translation cache */  
#define write_from_wbuf 92 /* coroutine for emptying the write buffer */  
#define cleanup 91 /* coroutine for cleaning the caches */  

130. At the very beginning of stage 1, a functional unit will stall if necessary until its operands are available.  
As soon as the operands are all present, the state is set nonzero and execution proper begins.  
(Simulate the first stage of an execution pipeline 130) ≡  
switch1: switch (data-state) {  
    case 0: { Wait for input data if necessary; set state = 1 if it’s there 131 };  
    case 1: { Begin execution of an operation 132 };  
    case 2: { Pass data to the next stage of the pipeline 134 };  
    case 3: { Finish execution of an operation 144 };  
    (Special cases for states in the first stage 266);  
}  
This code is used in section 125.
131. If some of our input data has been computed by another coroutine on the current cycle, we grab it now but wait for the next cycle. (An actual machine wouldn’t have latched the data until then.)

\[ \begin{align*}
  j &= 0; \\
  \text{if} \ (\text{data-y.p}) \ \{ \\
      & \quad j++; \\
      & \quad \text{if} \ (\text{data-y.p-known}) \ \text{data-y.o} = \text{data-y.p.o}, \ \text{data-y.p} = \Lambda; \\
      & \quad \text{else} \ j += 10; \\
  \} \\
  \text{if} \ (\text{data-z.p}) \ \{ \\
      & \quad j++; \\
      & \quad \text{if} \ (\text{data-z.p-known}) \ \text{data-z.o} = \text{data-z.p.o}, \ \text{data-z.p} = \Lambda; \\
      & \quad \text{else} \ j += 10; \\
  \} \\
  \text{if} \ (\text{data-b.p}) \ \{ \\
      & \quad \text{if} \ (\text{data-need_b}) \ j++; \\
      & \quad \text{if} \ (\text{data-b.p-known}) \ \text{data-b.o} = \text{data-b.p.o}, \ \text{data-b.p} = \Lambda; \\
      & \quad \text{else if} \ (\text{data-need_b}) \ j += 10; \\
  \} \\
  \text{if} \ (\text{data-ra.p}) \ \{ \\
      & \quad \text{if} \ (\text{data-need_ra}) \ j++; \\
      & \quad \text{if} \ (\text{data-ra.p-known}) \ \text{data-ra.o} = \text{data-ra.p.o}, \ \text{data-ra.p} = \Lambda; \\
      & \quad \text{else if} \ (\text{data-need_ra}) \ j += 10; \\
  \} \\
  \text{if} \ (j < 10) \ \text{data-state} = 1; \\
  \text{if} \ (j) \ \text{wait}(1); \quad \text{/* otherwise we fall through to case 1 */}
\end{align*} \]

This code is used in section 130.

132. Simple register-to-register instructions like ADD are assumed to take just one cycle, but others like FADD almost certainly require more time. This simulator can be configured so that FADD might take, say, four pipeline stages of one cycle each \((1 + 1 + 1 + 1)\), or two pipeline stages of two cycles each \((2 + 2)\), or a single unipiped stage lasting four cycles \((4)\), etc. In any case the simulator computes the results now, for simplicity, placing them in \text{data-x} and possibly also in \text{data-a} and/or \text{data-interrupt}. The results will not be officially made known until the proper time.

\[ \begin{align*}
  \text{(Begin execution of an operation 132)} \equiv \\
  \text{switch} \ (\text{data-i}) \ \{ \\
      & \quad \text{(Cases to compute the results of register-to-register operation 137)}; \\
      & \quad \text{(Cases to compute the virtual address of a memory operation 265)}; \\
      & \quad \text{(Cases for stage 1 execution 155)}; \\
      \text{default: : } \\
  \} \\
  \text{\quad (Set things up so that the results become known when they should 133)}
\end{align*} \]

This code is used in section 130.
If the internal opcode $\text{data}^\sim\text{i}$ is $\text{max}\_\text{pipe}\_\text{op}$ or less, a special pipeline sequence like $1 + 1 + 1 + 1$ or $2 + 2$ or $15 + 10$, etc., has been configured. Otherwise we assume that the pipeline sequence is simply $1$.

Suppose the pipeline sequence is $t_1 + t_2 + \cdots + t_k$. Each $t_j$ is positive and less than $256$, so we represent the sequence as a string $\text{pipe}\_\text{seq}[\text{data}^\sim\text{i}]$ of unsigned “characters,” terminated by 0. Given such a string, we want to do the following: Wait $(t_1 - 1)$ cycles and pass $\text{data}$ to stage 2; wait $t_2$ cycles and pass $\text{data}$ to stage 3; \ldots; wait $t_{k-1}$ cycles and pass $\text{data}$ to stage $k$; wait $t_k$ cycles and make the results known.

The value of $\text{denin}$ is added to $t_1$; the value of $\text{denout}$ is added to $t_k$.

(\text{Set things up so that the results become known when they should} 133) \equiv
\begin{align*}
\text{data-\text{state}} &= 3;
\text{if} (\text{data}^\sim\text{i} \leq \text{max}\_\text{pipe}\_\text{op}) \{
\text{register unsigned char } *s = \text{pipe}\_\text{seq}[\text{data}^\sim\text{i}];
\quad j = s[0] + \text{data-\text{denin}};
\quad \text{if} (s[1]) \text{data-\text{state}} = 2; /* \text{more than one stage} */
\quad \text{else } j += \text{data-\text{denout}};
\quad \text{if} (j > 1) \text{wait}(j - 1);
\}
\text{goto switch1};
\end{align*}

This code is used in section 132.

When we’re in stage $j$, the coroutine for stage $j + 1$ of the same functional unit is self + 1.

(Pass $\text{data}$ to the next stage of the pipeline 134) \equiv
\begin{align*}
\text{pass\_data: if} ((\text{self} + 1)-\text{next}) \text{wait}(1); /* \text{stall if the next stage is occupied} */
\quad \text{register unsigned char } *s = \text{pipe}\_\text{seq}[\text{data}^\sim\text{i}];
\quad j = s[\text{self-\text{stage}}];
\quad \text{if} (s[\text{self-\text{stage}} + 1] \equiv 0) j += \text{data-\text{denout}}, \text{data-\text{state}} = 3; /* \text{the next stage is the last} */
\quad \text{pass}\_\text{after}(j);
\}
\text{passit: (self + 1)-\text{ctl} = data};
\text{data-\text{owner} = self + 1};
\text{goto done};
\end{align*}

This code is used in section 130.

(Simulate later stages of an execution pipeline 135) \equiv
\begin{align*}
\text{switch2: if} (\text{data-b.p} \land \text{data-b.p-known}) \text{data-b.o} = \text{data-b.p-o}, \text{data-b.p} = \Lambda;
\quad \text{switch} (\text{data-\text{state}}) \{
\quad \text{case 0: panic(confusion("switch2"));}
\quad \text{case 1: (Begin execution of a stage-two operation 351));}
\quad \text{case 2: goto pass\_data};
\quad \text{case 3: goto fin\_ex};
\quad \text{(Special cases for states in later stages 272)};
\}
\end{align*}

This code is used in section 125.

The default pipeline times use only one stage; they can be overridden by $\text{MMIX}_\text{config}$. The total number of stages supported by this simulator is limited to 90, since it must never interfere with the stage numbers for special coroutines defined below. (The author doesn’t feel guilty about making this restriction.)

(External variables 4) +\equiv
\begin{align*}
\#\text{define pipe\_limit} &\ 90
\text{Extern unsigned char } \text{pipe}\_\text{seq}[\text{max}\_\text{pipe}\_\text{op} + 1][\text{pipe\_limit} + 1];
\end{align*}
The simplest of all register-to-register operations is set, which occurs for commands like SETH as well as for commands like GETA. (We might as well start with the easy cases and work our way up.)

(Cases to compute the results of register-to-register operation 137) \( \equiv \)

```
\textbf{case} set: data-x.o = data-z.o; \textbf{break};
```

See also sections 138, 139, 140, 141, 142, 143, 343, 344, 345, 346, 348, and 350.

This code is used in section 132.

Here are the basic boolean operations, which account for 24 of MMIX’s 256 opcodes.

(Cases to compute the results of register-to-register operation 137) \( + \equiv \)

```
\textbf{case} or: data-x.o.h = data-y.o.h | data-z.o.h;  
data-x.o.l = data-y.o.l | data-z.o.l;  
\textbf{break};  
\textbf{case} orn: data-x.o.h = data-y.o.h | \sim data-z.o.h;  
data-x.o.l = data-y.o.l | \sim data-z.o.l;  
\textbf{break};  
\textbf{case} nor: data-x.o.h = \sim (data-y.o.h | data-z.o.h);  
data-x.o.l = \sim (data-y.o.l | data-z.o.l);  
\textbf{break};  
\textbf{case} and: data-x.o.h = data-y.o.h & data-z.o.h;  
data-x.o.l = data-y.o.l & data-z.o.l;  
\textbf{break};  
\textbf{case} andn: data-x.o.h = data-y.o.h & \sim data-z.o.h;  
data-x.o.l = data-y.o.l & \sim data-z.o.l;  
\textbf{break};  
\textbf{case} nand: data-x.o.h = \sim (data-y.o.h & data-z.o.h);  
data-x.o.l = \sim (data-y.o.l & data-z.o.l);  
\textbf{break};  
\textbf{case} xor: data-x.o.h = data-y.o.h \oplus data-z.o.h;  
data-x.o.l = data-y.o.l \oplus data-z.o.l;  
\textbf{break};  
\textbf{case} nxor: data-x.o.h = data-y.o.h \oplus \sim data-z.o.h;  
data-x.o.l = data-y.o.l \oplus \sim data-z.o.l;  
\textbf{break};
```

The implementation of ADDU is only slightly more difficult. It would be trivial except for the fact that internal opcode addu is used not only for the ADDU[I] and INC[M][H,L] operations, in which we simply want to add data-y.o to data-z.o, but also for operations like 4ADDU.

(Cases to compute the results of register-to-register operation 137) \( + \equiv \)

```
\textbf{case} addu: data-x.o = oplus((data-op \& \#f8) \equiv \#28 ?  
\text{shift_left}(data-y.o, 1 + ((data-op \gg 1) \& \#3)) : data-y.o, data-z.o);  
\textbf{break};  
\textbf{case} subu: data-x.o = ominus(data-y.o, data-z.o);  \textbf{break};
```
140. Signed addition and subtraction produce the same results as their unsigned counterparts, but overflow must also be detected. Overflow occurs when adding \( y \) to \( z \) if and only if \( y \) and \( z \) have the same sign but their sum has a different sign. Overflow occurs in the calculation \( x = y - z \) if and only if it occurs in the calculation \( y = x + z \).

(Cases to compute the results of register-to-register operation \( 137 \)) + ≡

```c
#define shift_amt  (data−z.o.h ∨ data−z.o.l ≥ 64 ? 64 : data−z.o.l)
(cases to compute the results of register-to-register operation \( 137 \)) + ≡
```

```c
case shr:  data−x.o = shift_right(data−y.o, shift_amt);  data−i = sh;  break;
case shu:  data−x.o = shift_right(data−y.o, shift_amt);  data−i = sh;  break;
case shl:  data−x.o = shift_left(data−y.o, shift_amt);  data−i = sh;
{  octa tmpo;
   tmpo = shift_right(data−x.o, shift_amt, 0);
   if ((tmpo.h ≠ data−y.o.h ∨ tmpo.l ≠ data−y.o.l) data−interrupt | V_BIT;
   }  break;
case sub:  data−x.o = omitted(data−y.o, data−z.o);
if (((data−y.o.h ∩ data−z.o.h) & sign_bit) ≡ 0 ∧ ((data−y.o.h ⊕ data−x.o.h) & sign_bit) ≠ 0)
   data−interrupt | V_BIT;
   break;
case add:  data−x.o = opplus(data−y.o, data−z.o);
if (((data−y.o.h ∩ data−z.o.h) & sign_bit) ≡ 0 ∧ ((data−y.o.h ⊕ data−x.o.h) & sign_bit) ≠ 0)
   data−interrupt | V_BIT;
   break;
```

141. The shift commands might take more than one cycle, or they might even be pipelined, if the default value of pipe_seq[sh] is changed. But we compute shifts all at once here, because other parts of the simulator will take care of the pipeline timing. (Notice that shlu is changed to sh, for this reason. Similar changes to the internal op codes are made for other operators below.)

```c
#define shift_amt  (data−z.o.h ∨ data−z.o.l ≥ 64 ? 64 : data−z.o.l)
(cases to compute the results of register-to-register operation \( 137 \)) + ≡
```

```c
case shl:  data−x.o = shift_left(data−y.o, shift_amt);  data−i = sh;
{  octa tmpo;
   tmpo = shift_right(data−x.o, shift_amt, 0);
   if ((tmpo.h ≠ data−y.o.h ∨ tmpo.l ≠ data−y.o.l) data−interrupt | V_BIT;
   }  break;
case shr:  data−x.o = shift_right(data−y.o, shift_amt, 1);  data−i = sh;  break;
case shu:  data−x.o = shift_right(data−y.o, shift_amt, 0);  data−i = sh;  break;
```

142. The MUX operation has three operands, namely \( data−y \), \( data−z \), and \( data−b \); the third operand is the current (speculative) value of \( rM \), the special mask register. Otherwise MUX is unexceptional.

(Cases to compute the results of register-to-register operation \( 137 \)) + ≡

```c
case mux:  data−x.o.h = (data−y.o.h & data−b.o.h) + (data−z.o.h & data−b.o.h);
data−x.o.l = (data−y.o.l & data−b.o.l) + (data−z.o.l & data−b.o.l);
break;
```

143. Comparisons are a breeze.

(Cases to compute the results of register-to-register operation \( 137 \)) + ≡

```c
case cmp:  if ((data−y.o.h & sign_bit) > (data−z.o.h & sign_bit)) goto cmp_neg;
if ((data−y.o.h & sign_bit) < (data−z.o.h & sign_bit)) goto cmp_pos;
case cmpu:  if (data−y.o.h < data−z.o.h) goto cmp_neg;
if (data−y.o.h > data−z.o.h) goto cmp_pos;
case cmpu:  if (data−y.o.l < data−z.o.l) goto cmp_neg;
if (data−y.o.l > data−z.o.l) goto cmp_pos;
cmp_zero:  break;  /* data−x is zero */
cmp_pos:  data−x.o.l = 1;  break;  /* data−x.o.h is zero */
cmp_neg:  data−x.o = neg_one;  break;
```
The other operations will be deferred until later, now that we understand the basic ideas. But one more piece of code ought to be written before we move on, because it completes the execution stage for the simple cases already considered.

The \( ren_x \) and \( ren_a \) fields tell us whether the \( x \) and/or \( a \) fields contain valid information that should become officially known.

\[
\langle \text{Finish execution of an operation } 144 \rangle \equiv \\
\text{fin\_ex: if (data\_ren\_x) data\_x.known = true;}
\text{else if (data\_mem\_x) }
\text{data\_x.known = true;}
\text{if (data\_mem\_x) }
\text{data\_x.addr.h &= \#ffff0000) data\_x.addr.l &= -8;}
\text{else if (data\_ren\_a) data\_a.known = true;}
\text{if (data\_loc\_h & sign\_bit) data\_ra.o.l = 0; /* no trips enabled for the operating system */}
\text{if (data\_interrupt & \#ffff) (Handle interrupt at end of execution stage 307);}
\text{die: data\_owner = \Lambda; goto terminate; /* this coroutine now fades away */}
\]

This code is used in section 130.
§145. **The commission/deissue stage.** Control blocks leave the reorder buffer either at the hot end (when they’re committed) or at the cool end (when they’re deissued). We hope most of them are committed, but from time to time our speculation is incorrect and we must deissue a sequence of instructions that prove to be unwanted. Deissuing must take priority over committing, because the dispatcher cannot do anything until the machine’s cool state has stabilized.

Deissuing changes the cool state by undoing the most recently issued instructions, in reverse order. Committing changes the hot state by doing the least recently issued instructions, in their original order. Both operations are similar, so we assume that they take the same time; at most $commit_{\text{max}}$ instructions are deissued and/or committed on each clock cycle.

Deissue the coolest instruction 145) ≡

```c
{ cool = (cool ≡ reorder_top ? reorder_bot : cool + 1); if (verbose & issue_bit) {
  printf("Deissuing
"); print_control_block(cool);
  if (cool-owner) { printf("\n"); print_coroutine_id(cool-owner); }
  printf("\n");
} if (cool-ren_x) rename_regs ++, spec_rem(&cool-x);
if (cool-ren_a) rename_regs ++, spec_rem(&cool-a);
if (cool-mem_x) mem_slots ++, spec_rem(&cool-x);
if (cool-set_l) spec_rem(&cool-rl);
if (cool-owner) {
  if (cool-owner-lockloc) *(cool-owner-lockloc) = Λ, cool-owner-lockloc = Λ;
  if (cool-owner-next) unschedule(cool-owner);
}
cool_O = cool-cur_O; cool_S = cool-cur_S;
deissues--; }
```

This code is used in section 67.
146. (Commit the hottest instruction, or break if it’s not ready 146) ≡

\{ if (nullifying) (Nullify the hottest instruction 147)
  else 
    if (hot-i ≡ get ∧ hot-zz ≡ rQ) new_Q = oandn(g[rQ].o, hot-x.o);
    else if (hot-i ≡ put ∧ hot-zx ≡ rQ) hot-x.o.h = new_Q.h, hot-x.o.l = new_Q.l;
    if (hot-stack_alert) stack_overflow = true;
  else if (stack_overflow ∧ ¬hot-interim) 
    g[rQ].o.l = STACK_OVERFLOW, new_Q.l = STACK_OVERFLOW, stack_overflow = false;
    if (verbose & issue_bit) 
      printf("Setting rQ="); print_octa(g[rQ].o); printf("\n");
  } if (verbose & issue_bit) 
    printf("Committing"); print_control_block(hot); printf("\n");
  if (hot-ren_x) rename_regs ++, hot-x.up-o = hot-x.o, spec_rem(&hot-x);
  if (hot-ren_a) rename_regs ++, hot-a.up-o = hot-a.o, spec_rem(&hot-a);
  if (hot-set_l) hot-rl.up-o = hot-rl.o, spec_rem(&hot-rl);
  if (hot-arith_exc) g[rA].o.l = hot-arith_exc;
  if (hot-usage) 
    g[rU].o.l++; if (g[rU].o.l ≡ 0) 
      g[rU].o.h++; if (g[rU].o.h & #7fff) ≡ 0) g[rU].o.h -= #8000;
  } if (hot-interrupt ≥ H_BIT) (Begin an interruption and break 317);
\}

This code is used in section 67.

147. A load or store instruction is “nullified” if it is about to be captured by a trap interrupt. In such cases it will be the only item in the reorder buffer; thus nullifying is sort of a cross between deissuing and committing. (It is important to have stopped dispatching when nullification is necessary, because instructions such as incgamma and decgamma change rS, and we need to change it back when an unexpected interruption occurs.)

(Nullify the hottest instruction 147) ≡

\{ if (verbose & issue_bit) 
  printf("Nullifying"); print_control_block(hot); printf("\n");
  if (hot-ren_x) rename_regs ++, spec_rem(khot-x);
  if (hot-ren_a) rename_regs ++, spec_rem(khot-a);
  if (hot-mem_x) mem_slots ++, spec_rem(khot-x);
  if (hot-set_l) spec_rem(&hot-rl);
    cool_O = hot-cur_O, cool_S = hot-cur_S;
  nullifying = false;
}\n
This code is used in section 146.
148. Interrupt bits in rQ might be lost if they are set between a GET and a PUT. Therefore we don’t allow PUT to zero out bits that have become 1 since the most recently committed GET.

(Global variables 20) +≡

octa new_Q;  
/* when rQ increases in any bit position, so should this */
bool stack_overflow;  
/* stack overflow not yet reported */

149. An instruction will not be committed immediately if it violates the basic security rule of MMIX: An instruction in a nonnegative location should not be performed unless all eight of the internal interrupts have been enabled in the interrupt mask register rK. Conversely, an instruction in a negative location should not be performed if the P_BIT is enabled in rK.

Such instructions take one extra cycle before they are committed. The nonnegative-location case turns on the S_BIT of both rK and rQ, leading to an immediate interrupt (unless the current instruction is trap, put, or resume).

( Check for security violation, break if so 149 ) ≡

{ if (hot-loc.h & sign_bit) {
    if ((g[rK].o.h & P_BIT) ∧ ¬(hot-interrupt & P_BIT)) { 
        hot-interrupt |= P_BIT;
        g[rQ].o.h |= P_BIT;
        new_Q.h |= P_BIT;
        if (verbose & issue_bit) { 
            printf("setting rQ="); print(octa(g[rQ].o)); printf("\n");
        } 
    } 
    break;
} 
else if ((g[rK].o.h & #ff) ≠ #ff ∧ ¬(hot-interrupt & S_BIT)) { 
    hot-interrupt |= S_BIT;
    g[rQ].o.h |= S_BIT;
    new_Q.h |= S_BIT;
    g[rK].o.h |= S_BIT;
    if (verbose & issue_bit) { 
        printf("setting rQ="); print(octa(g[rQ].o));
        printf("\n");
    } 
    break;
} 
}

This code is used in section 67.
150. **Branch prediction.** An MMIX programmer distinguishes statically between "branches" and "probable branches," but many modern computers attempt to do better by implementing dynamic branch prediction. (See, for example, section 4.3 of Hennessy and Patterson’s *Computer Architecture*, second edition.) Experience has shown that dynamic branch prediction can significantly improve the performance of speculative execution, by reducing the number of instructions that need to be deissued.

This simulator has an optional *bp_table* containing $2^{a+b+c}$ entries of $n$ bits each, where $n$ is between 1 and 8. Usually $n$ is 1 or 2 in practice, but 8 bits are allocated per entry for convenience in this program. The *bp_table* is consulted and updated on every branch instruction (every *B* or *PB* instruction, but not *JMP*), for advice on past history of similar situations. It is indexed by the $a$ least significant bits of the address of the instruction, the $b$ most recent bits of global branch history, and the next $c$ bits of both address and history (exclusive-ored).

A *bp_table* entry begins at zero and is regarded as a signed $n$-bit number. If it is nonnegative, we will follow the prediction in the instruction, namely to predict a branch taken only in the *PB* case. If it is negative, we will predict the opposite of the instruction’s recommendation. The $n$-bit number is increased (if possible) if the instruction’s prediction was correct, decreased (if possible) if the instruction’s prediction was incorrect.

(Incidentally, a large value of $n$ is not necessarily a good idea. For example, if $n = 8$ the machine might need 128 steps to recognize that a branch taken the first 150 times is not taken the next 150 times. And if we modify the update criteria to avoid this problem, we obtain a scheme that is rarely better than a simple scheme with smaller $n$.)

The values $a$, $b$, $c$, and $n$ in this discussion are called *bp_a*, *bp_b*, *bp_c*, and *bp_n* in the program.

(External variables 4) \+$=
\begin{align*}
\text{Extern int } & \text{bp}_a, \text{bp}_b, \text{bp}_c, \text{bp}_n; \quad /\text{ parameters for branch prediction }*/\\
\text{Extern char } & \text{*bp}_table; \quad /\text{ either } \Lambda \text{ or an array of } 2^{a+b+c} \text{ items }*/
\end{align*}
\)

151. **Branch prediction** is made when we are either about to issue an instruction or peeking ahead. We look at the *bp_table*, but we don’t want to update it yet.

(Predict a branch outcome 151) \+$=
\begin{align*}
\text{predicted} & = \text{op} \& *10; \quad /\text{ start with the instruction’s recommendation }*/\\
\text{if } (\text{bp_table}) \{ \text{ register int } h; \}
\text{m} & = ((\text{head-loc.l} \& \text{bp_cmask}) \ll \text{bp}_b) + (\text{head-loc.l} \& \text{bp_amask}); \quad \text{m} = ((\text{cool_hist} \& \text{bp_bcmask}) \ll \text{bp}_a) \oplus (\text{m} \gg 2); \quad \text{h} = \text{bp_table}[\text{m}]; \quad \text{if } (\text{h} \& \text{bp_npower}) \text{ predicted} \oplus = *10; \}
\text{if } (\text{predicted}) \text{ peek_hist} = (\text{peek_hist} \ll 1) + 1; \quad \text{else} \text{ peek_hist} \ll = 1;
\}
\end{align*}
\)

This code is used in section 85.
152. We update the $bp_table$ when an instruction is issued. And we store the opposite table value in $cool\cdot x.o.l$, just in case our prediction turns out to be wrong.

(Record the result of branch prediction 152) ≡

```c
if (bp_table) {
    register int reversed, h, h_up, h_down;
    reversed = op & #10;
    if (peek_hist & 1) reversed ^= #10;
    m = ((head-loc.l & bp_cmask) &lt; bp_b) + (head-loc.l & bp_amask);
    m = ((cool_hist & bp_bcmask) &lt; bp_a) &lt;&lt; (m &gt;&gt; 2);
    h = bp_table[m];
    h_up = (h + 1) & bp_nmask; if (h_up == bp_npower) h_up = h;
    if (h == bp_npower) h_down = h; else h_down = (h - 1) & bp_nmask;
    if (reversed) {
        bp_table[m] = h_down, cool-x.o.l = h_up;
        cool-i = pbr + br - cool-i; /* reverse the sense */
        bp_rev_stat++;
    } else {
        bp_table[m] = h_up, cool-x.o.l = h_down; /* go with the flow */
        bp_ok_stat++;
    }
}
```

This code is used in section 75.

153. The calculations in the previous sections need several precomputed constants, depending on the parameters $a$, $b$, $c$, and $n$.

(Initialize everything 22) +≡

```c
int bp_amask, bp_cmask, bp_bcmask, bp_nmask, bp_npower;
int bp_rev_stat, bp_ok_stat; /* how often we overrode and agreed */
int bp_bad_stat, bp_good_stat; /* how often we failed and succeeded */
```
155. After a branch or probable branch instruction has been issued and the value of the relevant register has been computed in the reorder buffer as \( \text{data-b.o} \), we’re ready to determine if the prediction was correct or not.

(Cases for stage 1 execution 155) ≡

\[
\begin{align*}
\text{case br:} & \quad j = \text{register\_truth}(\text{data-b.o, data-op}); \\
\text{if (j) data-go.o = data-z.o; else data-go.o = data-y.o;}
\end{align*}
\]

\text{else} { /* oops, misprediction */}

\( \text{bp\_good\_stat}++; \)

(Recover from incorrect branch prediction 160);

\}

goto fin\_ex;

See also sections 313, 325, 327, 328, 329, 331, and 356.

This code is used in section 132.

156. The \text{register\_truth} subroutine is used by B, PB, CS, and ZS commands to decide whether an octabyte satisfies the conditions of the opcode, \( \text{data-op} \).

(Internal prototypes 13) +≡

\[
\text{static int register\_truth ARGS((octa, mmix_opcode))};
\]

157. (Subroutines 14) +≡

\[
\text{static int register\_truth(o, op)}
\]

\( \text{octa o;}
\)

\( \text{mmix\_opcode op;}
\)

\{ \text{register int b;}

\[
\begin{align*}
\text{switch ((op \gg 1) & \#3) { \\
\text{case 0: b = o.h \gg 31; break; /* negative? */}
\text{case 1: b = (o.h \equiv 0 \land o.l \equiv 0); break; /* zero? */}
\text{case 2: b = (o.h < sign\_bit \land (o.h \lor o.l)); break; /* positive? */}
\text{case 3: b = o.l \& \#1; break; /* odd? */}
\end{align*}
\]

if (op \& \#8) return b \oplus 1;

else return b;
\}

158. The \text{issued\_between} subroutine determines how many speculative instructions were issued between a given control block in the reorder buffer and the current cool pointer, when \( cc = \text{cool} \).

(Internal prototypes 13) +≡

\[
\text{static int issued\_between ARGS((control *, control *));}
\]

159. (Subroutines 14) +≡

\[
\text{static int issued\_between(e, cc)}
\]

\( \text{control *e, *cc;}
\)

\{ \text{if (e > cc) return e - 1 - cc;}

\text{return (e - reorder\_bot) + (reorder\_top - cc);}
\}
160. If more than one functional unit is able to process branch instructions and if two of them simultaneously discover misprediction, or if misprediction is detected by one unit just as another unit is generating an interrupt, we assume that an arbitration takes place so that only the hottest one actually deissues the cooler instructions.

Changes to the \texttt{bp\_table} aren't undone when they were made on speculation in an instruction being deissued; nor do we worry about cases where the same \texttt{bp\_table} entry is being updated by two or more active coroutines. After all, the \texttt{bp\_table} is just a heuristic, not part of the real computation. We correct the \texttt{bp\_table} only if we discover that a prediction was wrong, so that we will be less likely to make the same mistake later.

(Recover from incorrect branch prediction 160) \equiv
\begin{verbatim}
i = issued\_between(data, cool);
if (i < deissues) goto die;
deissues = i;
old\_tail = tail = head; resuming = 0;     /* clear the fetch buffer */
(Restart the fetch coroutine 287);
inst\_ptr.o = data\_go.o, inst\_ptr.p = \Lambda;
if (!((data\_loc.h & sign\_bit))) {
    if (inst\_ptr.o.h & sign\_bit) data\_interrupt |= P\_BIT;
    else data\_interrupt &= \neg P\_BIT;
}
cool\_hist = (j ? (data\_hist \ll 1) + 1 : data\_hist \ll 1);
\end{verbatim}

This code is used in section 155.

161. (External prototypes 9) +\equiv
\textbf{Extern} \textbf{void} \texttt{print\_stats}ARGS((\textbf{void}));

162. (External routines 10) +\equiv
\textbf{void} \texttt{print\_stats}()
\begin{verbatim}
{
    register int j;
    if (bp\_table) printf("Predictions:\%d\_in\_agreement,\%d\_in\_opposition,\%d\_good,\%d\_bad\n", 
        bp\_ok\_stat, bp\_rev\_stat, bp\_good\_stat, bp\_bad\_stat);
    else printf("Predictions:\%d\_good,\%d\_bad\n", bp\_good\_stat, bp\_bad\_stat);
    printf("Instructions\_issued\_per\_cycle:\n");
    for (j = 0; j \leq dispatch\_max; j++) printf("\%d\_\%d,\%d\n", j, dispatch\_stat[j]);
}
\end{verbatim}
Cache memory. It’s time now to consider MMIX’s MMU, the memory management unit. This part of the machine deals with the critical problem of getting data to and from the computational units. In a RISC architecture all interaction between main memory and the computer registers is specified by load and store instructions; thus memory accesses are much easier to deal with than they would be on a machine with more complex kinds of interaction. But memory management is still difficult, if we want to do it well, because main memory typically operates at a much slower speed than the registers do. High-speed implementations of MMIX introduce intermediate “caches” of storage in order to keep the most important data accessible, and cache maintenance can be complicated when all the details are taken into account. (See, for example, Chapter 5 of Hennessy and Patterson’s Computer Architecture, second edition.)

This simulator can be configured to have up to three auxiliary caches between registers and memory: An I-cache for instructions, a D-cache for data, and an S-cache for both instructions and data. The S-cache, also called a secondary cache, is supported only if both I-cache and D-cache are present. Arbitrary access times for each cache can be specified independently; we might assume, for example, that data items in the I-cache or D-cache can be sent to a register in one or two clock cycles, but the access time for the S-cache might be say 5 cycles, and main memory might require 20 cycles or more. Our speculative pipeline can have many functional units handling load and store instructions, but only one load or store instruction can be updating the D-cache or S-cache or main memory at a time. (However, the D-cache can have several read ports; furthermore, data might be passing between the S-cache and memory while other data is passing between the reorder buffer and the D-cache.)

Besides the optional I-cache, D-cache, and S-cache, there are required caches called the IT-cache and DT-cache, for translation of virtual addresses to physical addresses. A translation cache is often called a “translation lookaside buffer” or TLB; but we call it a cache since it is implemented in nearly the same way as an I-cache.
Consider a cache that has blocks of $2^b$ bytes each and associativity $2^a$, here $b \geq 3$ and $a \geq 0$. The I-cache, D-cache, and S-cache are addressed by 48-bit physical addresses, as if they were part of main memory; but the IT and DT caches are addressed by 64-bit keys, obtained from a virtual address by blanking out the lower $s$ bits and inserting the value of $n$, where the page size $s$ and the process number $n$ are found in $rV$. We will consider all caches to be addressed by 64-bit keys, so that both cases are handled with the same basic methods.

Given a 64-bit key, we ignore the low-order $b$ bits and use the next $c$ bits to address the cache set; then the remaining $64 - b - c$ bits should match one of $2^a$ tags in that set. The case $a = 0$ corresponds to a so-called direct-mapped cache; the case $c = 0$ corresponds to a so-called fully associative cache. With $2^a$ sets of $2^b$ blocks each, and $2^b$ bytes per block, the cache contains $2^{a+b+c}$ bytes of data, in addition to the space needed for tags. Translation caches have $b = 3$ and they also usually have $c = 0$.

If a tag matches the specified bits, we “hit” in the cache and can use and/or update the data found there. Otherwise we “miss,” and we probably want to replace one of the cache blocks by the block containing the item sought. The item chosen for replacement is called a victim. The choice of victim is forced when the cache is direct-mapped, but four strategies for victim selection are available when we must choose from among $2^a$ entries for $a > 0$:

- “Random” selection chooses the victim by extracting the least significant $a$ bits of the clock.
- “Serial” selection chooses $0, 1, \ldots, 2^a - 1, 0, 1, \ldots, 2^a - 1, 0, \ldots$ on successive trials.
- “LRU (Least Recently Used)” selection chooses the victim that ranks last if items are ranked inversely to the time that has elapsed since their previous use.
- “Pseudo-LRU” selection chooses the victim by a rough approximation to LRU that is simpler to implement in hardware. It requires a bit table $r_1 \ldots r_{2^a - 1}$. Whenever we use an item with binary address $(i_1 \ldots i_a)_2$ in the set, we adjust the bit table as follows:

$$r_1 \leftarrow 1 - i_1, \quad r_{ii_1} \leftarrow 1 - i_2, \quad \ldots, \quad r_{i_1i_2 \ldots i_{a-1}} \leftarrow 1 - i_a;$$

here the subscripts on $r$ are binary numbers. (For example, when $a = 3$, the use of element $(010)_2$ sets $r_1 \leftarrow 1, r_{10} \leftarrow 0, r_{101} \leftarrow 1$, where $r_{101}$ means the same as $r_5$.) To select a victim, we start with $l \leftarrow 1$ and then repeatedly set $l \leftarrow 2l + r_l$, $a$ times; then we choose element $l - 2^a$. When $a = 1$, this scheme is equivalent to LRU. When $a = 2$, this scheme was implemented in the Intel 80486 chip.

```c
typedef enum { random, serial, pseudo_lru, lru
 } replace_policy;
```

A cache might also include a “victim” area, which contains the last $2^v$ victim blocks removed from the main cache area. The victim area can be searched in parallel with the specified cache set, thereby increasing the chance of a hit without making the search go slower. Each of the three replacement policies can be used also in the victim cache.
A cache also has a granularity $2^g$, where $b \geq g \geq 3$. This means that we maintain, for each cache block, a set of $2^{b-g}$ “dirty bits,” which identify the $2^g$-byte groups that have possibly changed since they were last read from memory. Thus if $g = b$, an entire cache block is either dirty or clean; if $g = 3$, the dirtiness of each octabyte is maintained separately.

Two policies are available when new data is written into all or part of a cache block. We can write-through, meaning that we send all new data to memory immediately and never mark anything dirty; or we can write-back, meaning that we update the memory from the cache only when absolutely necessary. Furthermore we can write-allocate, meaning that we keep the new data in the cache, even if the cache block being written has to be fetched first because of a miss; or we can write-around, meaning that we keep the new data only if it was part of an existing cache block.

(In this discussion, “memory” is shorthand for “the next level of the memory hierarchy”; if there is an S-cache, the I-cache and D-cache write new data to the S-cache, not directly to memory. The I-cache, IT-cache, and DT-cache are read-only, so they do not need the facilities discussed in this section. Moreover, the D-cache and S-cache can be assumed to have the same granularity.)

(Header definitions 6) +≡

#define WRITE_BACK 1 /* use this if not write-through */
#define WRITE_ALLOC 2 /* use this if not write-around */
We have seen that many flavors of cache can be simulated. They are represented by cache structures, containing arrays of cacheset structures that contain arrays of cacheblock structures for the individual blocks. We use a full byte to store each dirty bit, and we use full integer words to store rank fields for LRU processing, etc.; memory economy is less important than simplicity in this simulator.

\[
\text{typedef struct}
\begin{align*}
\text{octa tag; } & \quad \text{/* bits of key not included in the cache block address */} \\
\text{char *dirty; } & \quad \text{/* array of } 2^{g-b} \text{ dirty bits, one per granule */} \\
\text{octa *data; } & \quad \text{/* array of } 2^{b-3} \text{ octabytes, the data in a cache block */} \\
\text{int rank; } & \quad \text{/* auxiliary information for non-random policies */}
\end{align*}
\text{)} cacheblock;
\]

\[
\text{typedef cachetable *cacheset; } \quad \text{/* array of } 2^a \text{ or } 2^v \text{ blocks */}
\]

\[
\text{typedef struct}
\begin{align*}
\text{int a, b, c, g, v; } & \quad \text{/* lg of associativity, blocksize, setsize, granularity, and victimsize */} \\
\text{int aa, bb, cc, gg, vv; } & \quad \text{/* associativity, blocksize, setsize, granularity, and victimsize (all powers of 2) */} \\
\text{int tagmask; } & \quad \text{/* } 2^{b+c} \text{ */} \\
\text{replace_policy repl, vrepl; } & \quad \text{/* how to choose victims and victim-victims */} \\
\text{int mode; } & \quad \text{/* optional WRITE_BACK and/or WRITE_ALLOC */} \\
\text{int access_time; } & \quad \text{/* cycles to know if there’s a hit */} \\
\text{int copy_in_time; } & \quad \text{/* cycles to copy a new block into the cache */} \\
\text{int copy_out_time; } & \quad \text{/* cycles to copy an old block from the cache */} \\
\text{cacheset *set; } & \quad \text{/* array of } 2^c \text{ sets of arrays of cache blocks */} \\
\text{cacheset *victim; } & \quad \text{/* the victim cache, if present */} \\
\text{coroutine *filler; } & \quad \text{/* a coroutine for copying new blocks into the cache */} \\
\text{control *filler_ctl; } & \quad \text{/* its control block */} \\
\text{coroutine *flusher; } & \quad \text{/* a coroutine for writing dirty old data from the cache */} \\
\text{control *flusher_ctl; } & \quad \text{/* its control block */} \\
\text{cacheblock *inbuf; } & \quad \text{/* filling comes from here */} \\
\text{cacheblock *outbuf; } & \quad \text{/* flushing goes to here */} \\
\text{lockvar lock; } & \quad \text{/* nonzero when the cache is being changed significantly */} \\
\text{lockvar filllock; } & \quad \text{/* nonzero when filler should pass data back */} \\
\text{int ports; } & \quad \text{/* how many coroutines can be reading the cache? */} \\
\text{coroutine *reader; } & \quad \text{/* array of coroutines that might be reading simultaneously */} \\
\text{char *name; } & \quad \text{/* "Icache", for example */}
\end{align*}
\text{)} cache;

Now we are ready to define some basic subroutines for cache maintenance. Let’s begin with a trivial routine that tests if a given cache block is dirty.

\[
\text{static bool is_dirty ARGS((cache *, cacheblock *));}
\]
170. (Subroutines 14) +≡
static bool is_dirty(c, p)
    cache *c; /* the cache containing it */
    cacheblock *p; /* a cache block */
{
    register int j;
    register char *d = p->dirty;
    for (j = 0; j < c->bb; d++, j += c->gg)
        if (*d) return true;
    return false;
}

171. For diagnostic purposes we might want to display an entire cache block.

172. (Subroutines 14) +≡
static void print_cache_block(p, c)
    cacheblock p;
    cache *c;
{
    register int i, j, b = c->bb >> 3, g = c->gg >> 3;
    printf("%08x%08x:
", p.tag.h, p.tag.l);
    for (i = j = 0; j < b; j++, i += ((j & (g-1)) ? 1 : 0))
        printf("%08x%08x%c", p.data[j].h, p.data[j].l, p.dirty[i] ? '*' : ' ');
    printf("(%d)
", p.rank);
}

173. (Internal prototypes 13) +≡
static void print_cache_locks ARGS((cache *));

174. (Subroutines 14) +≡
static void print_cache_locks(c)
    cache *c;
{
    if (c) {
        if (c->lock) printf("%s.locked by %s:\n", c-name, c-lock-name, c-lock-stage);
        if (c->fill_lock) printf("%s.fill locked by %s:\n", c-name, c-fill_lock-name, c-fill_lock-stage);
    }
}

175. The print_cache routine prints the entire contents of a cache. This can be a huge amount of data, but it can be very useful when debugging. Fortunately, the task of debugging favors the use of small caches, since interesting cases arise more often when a cache is fairly small.

(External prototypes 9) +≡
    Extern void print_cache ARGS((cache *, bool));
§176 (External routines 10) +≡

void print_cache(c, dirty_only)
  cache *c;
  bool dirty_only;
{
  if (c) { register int i, j;
    printf("%s of %s: ", dirty_only ? "Dirty\_blocks" : "Contents", c-name);
    if (c-filler.next) {
      printf("\_filling\_\);
      print_octa(c-name[1] = 'T' ? c-filler.ctl.g.o : c-filler.ctl.z.o);
      printf("\n");
    }
    if (c-flusher.next) {
      printf("\_flushing\_\);
      print_octa(c-outbuf.tag);
      printf("\n");
    }
    printf("\n");
    (Print all of c’s cache blocks 177);
  }
}

177. We don’t print the cache blocks that have an invalid tag, unless requested to be verbose.
(Print all of c’s cache blocks 177) ≡

for (i = 0; i < c-cc; i++)
  for (j = 0; j < c-aa; j++)
    if (((¬(c-set[i][j].tag.h & sign_bit) ∨ (verbose & show_wholecache_bit)) ∧
      (¬dirty_only ∨ is_dirty(c, &c-set[i][j])))
      print_cache_block(c-set[i][j], c);
  }

for (j = 0; j < c-vw; j++)
  if (((¬(c-victim[j].tag.h & sign_bit) ∨ (verbose & show_wholecache_bit)) ∧
    (¬dirty_only ∨ is_dirty(c, &c-victim[j])))
    print_cache_block(c-victim[j], c);
}

This code is used in section 176.

§178. The clean_block routine simply initializes a given cache block.
(External prototypes 9) +≡

Extern void clean_block ARGS((cache *, cacheblock *));
179. (External routines 10) +≡

```c
void clean_block(c, p)
    cache *c;
    cacheblock *p;
{
    register int j;
    p->tag.h = sign_bit, p->tag.l = 0;
    for (j = 0; j < c->bb >> 3; j++) p->data[j] = zero_octa;
    for (j = 0; j < c->bb >> c->g; j++) p->dirty[j] = false;
}
```

180. The zap_cache routine invalidates all tags of a given cache, effectively restoring it to its initial condition.

(External prototypes 9) +≡

```c
Extern void zap_cache ARGS((cache *));
```

181. We clear the dirty entries here, just to be tidy, although they could actually be left in arbitrary condition when the tags are invalid.

(External routines 10) +≡

```c
void zap_cache(c)
    cache *c;
{
    register int i, j;
    for (i = 0; i < c->cc; i++)
        for (j = 0; j < c->aa; j++)
            
            clean_block(c, &c->set[i][j]);
    for (j = 0; j < c->vv; j++)
        
        clean_block(c, &c->victim[j]);
}
```

182. The get_reader subroutine finds the index of an available reader coroutine for a given cache, or returns a negative value if no readers are available.

(Internal prototypes 13) +≡

```c
static int get_reader ARGS((cache *));
```

183. (Subroutines 14) +≡

```c
static int get_reader(c)
    cache *c;
{
    register int j;
    for (j = 0; j < c->ports; j++)
        if (c->reader[j].next == Λ) return j;
    return −1;
}
184. The subroutine `copy_block(c, p, cc, pp)` copies the dirty items from block `p` of cache `c` into block `pp` of cache `cc`, assuming that the destination cache has a sufficiently large block size. (In other words, we assume that `cc-b ≥ c-b`). We also assume that both blocks have compatible tags, and that both caches have the same granularity.

(Internal prototypes) +≡
static void `copy_block` ARGS((cache *, cacheblock *, cache *, cacheblock *));

185. (Subroutines) +≡
static void `copy_block`(c, p, cc, pp)
cache *c, *cc;
cacheblock *p, *pp;
{
    register int j, jj, i, ii, lim;
    register int off = p-tag.l & (cc-bb - 1);
    if (cc-g ≠ cc-g ∨ p-tag.h ≠ pp-tag.h ∨ p-tag.l - off ≠ pp-tag.l) panic(confusion("copy_block"));
    for (j = 0, jj = off ≥ c-g; j < c-bb ≥ c-g; j++, jj++)
        if (pp-dirty[jj]) {
            pp-dirty[jj] = true;
            for (i = j ≤ (c-g - 3), ii = jj ≤ (c-g - 3), lim = (j + 1) ≤ (c-g - 3); i < lim; i++, ii++)
                pp-data[ii] = p-data[i];
        }
}

186. The `choose_victim` subroutine selects the victim to be replaced when we need to change a cache set. We need only one bit of the `rank` fields to implement the `r` table when `policy = pseudo_lru`, and we don’t need `rank` at all when `policy = random`. Of course we use an `a`-bit counter to implement `policy = serial`. In the other case, `policy = lru`, we need an `a`-bit `rank` field; the least recently used entry has rank 0, and the most recently used entry has rank `2^a - 1 = aa - 1`.

(Internal prototypes) +≡
static cacheblock *`choose_victim` ARGS((cacheset, int, replace_policy));

187. (Subroutines) +≡
static cacheblock *`choose_victim`(s, aa, policy)
cacheset s;
int aa; /* setsize */
replace_policy policy;
{
    register cacheblock *p;
    register int l, m;
    switch (policy) {
    case random: return &s[ticks.l & (aa - 1)];
    case serial: l = s[0].rank; s[0].rank = (l + 1) & (aa - 1); return &s[l];
    case lru:
        for (p = s; p < s + aa; p++)
            if (p-rank ≡ 0) return p;
    default: panic(confusion("lru_victim")); /* what happened? nobody has rank zero */
    case pseudo_lru:
        for (l = 1, m = aa ≡ 1; m ≡ 1) l = l + l + s[l].rank;
        return &s[m - aa];
    }
}
The `note_usage` subroutine updates the rank entries to record the fact that a particular block in a cache set is now being used.

```c
static void note_usage ARGS((cacheblock *, cacheset, int, replace_policy));
```

The `demote_usage` subroutine is sort of the opposite of `note_usage`; it changes the rank of a given block to least recently used.

```c
static void demote_usage ARGS((cacheblock *, cacheset, int, replace_policy));
```
191. \(\langle \text{Subroutines 14} \rangle \)  
\textbf{static void} demote_usage(l, s, aa, policy)  
\hspace{1em} cacheblock *l;  /* a cache block we probably don’t need */  
\hspace{1em} cacherset s;  /* the set that contains l */  
\hspace{1em} int aa;  /* setsize */  
\hspace{1em} replace_policy policy;  
\{
\hspace{2em} register cacheblock *p;
\hspace{2em} register int j, m, r;
\hspace{2em} if \((aa \equiv 1 \lor \text{policy} \leq \text{serial})\) return;
\hspace{2em} if \((\text{policy} \equiv \text{tru})\)  
\hspace{3em} \{  
\hspace{4em} r = l\text{-rank};
\hspace{4em} for \((p = s; p < s + aa; p++)\)
\hspace{5em} if \((p\text{-rank} < r)\) \(p\text{-rank}++\);
\hspace{4em} l\text{-rank} = 0;
\hspace{3em} \}
\hspace{2em} else  
\hspace{3em} /* policy \equiv \text{pseudo_tru} */
\hspace{4em} r = l - s;
\hspace{4em} for \((j = 1, m = aa \gg 1; m; m \gg= 1)\)
\hspace{5em} if \((r \& m)\) \(s[j]\text{-rank} = 1, j = j + j + 1;\)
\hspace{5em} else \(s[j]\text{-rank} = 0, j = j + j;\)
\hspace{2em} return;
\\}

192. The cache_search routine looks for a given key \(\alpha\) in a given cache, and returns a cache block if there’s a hit; otherwise it returns \(\Lambda\). If the search hits, the set in which the block was found is stored in global variable \(\text{hit.set}\). Notice that we need to check more bits of the tag when we search in the victim area.

\#define cache_addr(c, alf) \(c\text{-set}[(\text{alf}.l \& (\text{c}\text{-tagmask})) \gg c-b]\)

\(\langle \text{Internal prototypes 13} \rangle \)  
\textbf{static cachetable *cache_search} ARGS((cache *, octa));

193. \(\langle \text{Subroutines 14} \rangle \)  
\textbf{static cachetable *cache_search}(c, alf)  
\hspace{1em} cache *c;  /* the cache to be searched */  
\hspace{1em} octa alf;  /* the key */  
\{
\hspace{2em} register cacherset s;
\hspace{2em} register cachetable *p;
\hspace{2em} s = cache_addr(c, alf);  /* the set corresponding to alf */  
\hspace{2em} for \((p = s; p < s + c\text{-aa}; p++)\)
\hspace{3em} if \(((p\text{-tag}.l \& alf.l) \& c\text{-tagmask}) \equiv 0 \land p\text{-tag}.h \equiv \text{alf}.h)\) goto hit;
\hspace{2em} s = c\text{-victim};
\hspace{2em} if \(\lnot s\) return \(\Lambda;\)  /* cache miss, and no victim area */  
\hspace{2em} for \((p = s; p < s + c\text{-ev}; p++)\)
\hspace{3em} if \(((p\text{-tag}.l \& alf.l) \& (\lnot c\text{-bb})) \equiv 0 \land p\text{-tag}.h \equiv \text{alf}.h)\) goto hit;
\hspace{2em} return \(\Lambda;\)  /* double miss */
hit: \(\text{hit.set} = s;\) return p;
\}
194. (Global variables 20) +≡
   \( \text{cacheset hit.set} \);

195. If \( p = \text{cache.search}(c, alf) \) hits and if we call use_and_fix(c, p) immediately afterwards, cache \( c \) is updated to record the usage of key \( alf \). A hit in the victim area moves the cache block to the main area, unless the filler routine of cache \( c \) is active. A pointer to the (possibly moved) cache block is returned.

(Internal prototypes 13) +≡
   \text{static cacheblock *use_and_fix ARGS((cache *, cacheblock *))};

196. (Subroutines 14) +≡
   \text{static cacheblock *use_and_fix}(c, p)
   \begin{align*}
   & \text{cache *c;}
   & \text{cacheblock *p;}
   & \{
   & \text{if (hit.set \neq c-victim) note_usage(p, hit.set, c-aa, c-repl);}
   & \text{else} \{
   & \text{note_usage(p, hit.set, c-ww, c-wrepl);} \quad \text{/* found in victim cache */}
   & \text{if (!c-filler.next) \{}
   & \text{register cacheset s = cache_addr(c, p-tag);}
   & \text{register cacheblock *q = choose_victim(s, c-aa, c-repl);}
   & \text{note_usage(q, s, c-aa, c-repl);} \quad \langle \text{Swap cache blocks p and q 197} \rangle;
   & \text{return q;}
   & \}\}
   & \text{return p;}
   & \}
   \end{align*}

197. We can simply permute the pointers inside the cacheblock structures of a cache, instead of copying the data, if we are careful not to let any of those pointers escape into other data structures.

(Swap cache blocks p and q 197) +≡
   \begin{align*}
   & \text{octa t;}
   & \text{register char *d = p-dirty;}
   & \text{register octa *dd = p-data;}
   & \text{t = p-tag; p-tag = q-tag; q-tag = t;}
   & \text{p-dirty = q-dirty; q-dirty = d;}
   & \text{p-data = q-data; q-data = dd;}
   & \}
   \end{align*}

This code is used in sections 196 and 205.

198. The demote_and_fix routine is analogous to use_and_fix, except that we don’t want to promote the data we found.

(Internal prototypes 13) +≡
   \text{static cacheblock *demote_and_fix ARGS((cache *, cacheblock *))};
199. (Subroutines 14) \(\equiv\)
\[
\text{static cacheblock }^* \text{demote_and_fix}(c, p)
\]
\[
\begin{align*}
\text{cache } & ^*c; \\
\text{cacheblock } & ^*p;
\end{align*}
\]
\[
\begin{cases}
\text{if } (\text{hit_set } \neq \text{c-victim}) & \text{demote_usage}(p, \text{hit_set}, c\text{-aa}, c\text{-repl}); \\
\text{else} & \text{demote_usage}(p, \text{hit_set}, c\text{-ev}, c\text{-vrepl}); \\
& \text{return } p;
\end{cases}
\]

200. The subroutine \(\text{load_cache}(c, p)\) is called at a moment when \(c\text{-lock}\) has been set and \(c\text{-inbuf}\) has been filled with clean data to be placed in the cache block \(p\).

(Internal prototypes 13) \(\equiv\)
\[
\text{static void } \text{load_cache }\text{ARGS}((\text{cache }^*, \text{cacheblock }^*));
\]

201. (Subroutines 14) \(\equiv\)
\[
\text{static void } \text{load_cache}(c, p)
\]
\[
\begin{align*}
\text{cache } & ^*c; \\
\text{cacheblock } & ^*p;
\end{align*}
\]
\[
\begin{cases}
\text{register int } i; \\
\text{register octa }^*d; \\
\text{for } \bigl(i = 0; \ i < c\text{-bb} \gg c\text{-g}; \ i++\bigr) & p\text{-dirty}[i] = \text{false}; \\
& d = p\text{-data}; \ p\text{-data} = c\text{-inbuf}\text{.data}; \ c\text{-inbuf}\text{.data} = d; \\
& p\text{-tag} = c\text{-inbuf}\text{.tag}; \\
& \text{hit_set} = \text{cache_addr}(c, p\text{-tag}); \ \text{use_and_fix}(c, p); \ \text{/* p not moved */}
\end{cases}
\]

202. The subroutine \(\text{flush_cache}(c, p, \text{keep})\) is called at a “quiet” moment when \(c\text{-flusher}\text{.next} = \Lambda\). It puts cache block \(p\) into \(c\text{-outbuf}\) and fires up the \(c\text{-flusher}\) coroutine, which will take care of sending the data to lower levels of the memory hierarchy. Cache block \(p\) is also marked clean.

(Internal prototypes 13) \(\equiv\)
\[
\text{static void } \text{flush_cache }\text{ARGS}((\text{cache }^*, \text{cacheblock }^*, \text{bool}));
\]

203. (Subroutines 14) \(\equiv\)
\[
\text{static void } \text{flush_cache}(c, p, \text{keep})
\]
\[
\begin{align*}
\text{cache } & ^*c; \\
\text{cacheblock } & ^*p; \text{ /}* a \text{ block inside cache } c \text{ */} \\
\text{bool } & \text{keep}; \text{ /}* \text{should we preserve the data in } p? \text{ */}
\end{align*}
\]
\[
\begin{cases}
\text{register octa }^*d; \\
\text{register char }^*dd; \\
\text{register int } j; \\
& c\text{-outbuf}\text{.tag} = p\text{-tag}; \\
\text{if } (\text{keep}) & \text{for } \bigl(j = 0; \ j < c\text{-bb} \gg 3; \ j++\bigr) \ c\text{-outbuf}\text{.data}[j] = p\text{-data}[j]; \\
\text{else} & d = c\text{-outbuf}\text{.data}, \ c\text{-outbuf}\text{.data} = p\text{-data}, \ p\text{-data} = d; \\
& dd = c\text{-outbuf}\text{.dirty}, \ c\text{-outbuf}\text{.dirty} = p\text{-dirty}, \ p\text{-dirty} = dd; \\
\text{for } \bigl(j = 0; \ j < c\text{-bb} \gg c\text{-g}; \ j++\bigr) & p\text{-dirty}[j] = \text{false}; \\
& \text{startup}(&c\text{-flusher}, c\text{-copy_out_time}); \text{ /}* \text{will not be aborted */}
\end{cases}
\]
The \textit{alloc_slot} routine is called when we wish to put new information into a cache after a cache miss. It returns a pointer to a cache block in the main area where the new information should be put. The tag of that cache block is invalidated; the calling routine should take care of filling it and giving it a valid tag in due time. The cache’s \textit{filler} routine should not be active when \textit{alloc_slot} is called.

Inserting new information might also require writing old information into the next level of the memory hierarchy, if the block being replaced is dirty. This routine returns \texttt{Λ} in such cases if the cache is flushing a previously discarded block. Otherwise it schedules the \textit{flusher} coroutine.

This routine returns \texttt{Λ} also if the given key happens to be in the cache. Such cases are rare, but the following scenario shows that they aren’t impossible: Suppose the DT-cache access time is 5, the D-cache access time is 1, and two processes simultaneously look for the same physical address. One process hits in DT-cache but misses in D-cache, waiting 5 cycles before trying \textit{alloc_slot} in the D-cache; meanwhile the other process missed in D-cache but didn’t need to use the DT-cache, so it might have updated the D-cache.

A key value is never negative. Therefore we can invalidate the tag in the chosen slot by forcing it to be negative.

\begin{verbatim}
  (Internal prototypes 13)  +≡
  static cacheblock *alloc_slot ARGS((cache *, octa));

static cacheblock *alloc_slot(c, alf)  
  cache *c;
  octa alf;  /* key that probably isn’t in the cache */
  
  {  
    register cacheset s;
    register cacheblock *p, *q;
    
    if (cache_search(c, alf)) return Λ;
    if (c.flusher.next & c.outbuf.tag.h ≡ alf.h & \neg((c.outbuf.tag.l ⊕ alf.l) & c.tagmask)) return Λ;
    s = cache_addr(c, alf);  /* the set corresponding to alf */
    if (c.victim) p = choose_victim(c.victim, c.vv, c.vrepl);
    else p = choose_victim(s, c.aa, c.repl);
    if (is_dirty(c, p)) {
      if (c.flusher.next) return Λ;
      flush_cache(c, p, false);
    }
    if (c.victim) {
      q = choose_victim(s, c.aa, c.repl);
      (Swap cache blocks p and q 197);
      q.tag.h |= sign_bit;  /* invalidate the tag */
      return q;
    }
    p.tag.h |= sign_bit; return p;
  }
\end{verbatim}
Simulated memory. How should we deal with the potentially gigantic memory of MMIX? We can’t simply declare an array \( m \) that has \( 2^{48} \) bytes. (Indeed, up to \( 2^{63} \) bytes are needed, if we consider also the physical addresses \( \geq 2^{48} \) that are reserved for memory-mapped input/output.)

We could regard memory as a special kind of cache, in which every access is required to hit. For example, such an “M-cache” could be fully associative, with \( 2^a \) blocks each having a different tag; simulation could proceed until more than \( 2^a - 1 \) tags are required. But then the predefined value of \( a \) might well be so large that the sequential search of our \texttt{cache\_search} routine would be too slow.

Instead, we will allocate memory in chunks of \( 2^{16} \) bytes at a time, as needed, and we will use hashing to search for the relevant chunk whenever a physical address is given. If the address is \( 2^{48} \) or greater, special routines called \texttt{spec\_read} and \texttt{spec\_write}, supplied by the user, will be called upon to do the reading or writing. Otherwise the 48-bit address consists of a 32-bit \texttt{chunk address} and a 16-bit \texttt{chunk offset}.

Chunk addresses that are not used take no space in this simulator. But if, say, 1000 such patterns occur, the simulator will dynamically allocate approximately 65MB for the portions of main memory that are used. Parameter \texttt{mem\_chunks\_max} specifies the largest number of different chunk addresses that are supported. This parameter does not constrain the range of simulated physical addresses, which cover the entire 256 large-terabyte range permitted by MMIX.

The parameter \texttt{hash\_prime} should be a prime number larger than the parameter \texttt{mem\_chunks\_max}, preferably more than twice as large but not much bigger than that. The default values \texttt{mem\_chunks\_max} = 1000 and \texttt{hash\_prime} = 2003 are set by \texttt{MMIX\_config} unless the user specifies otherwise.

The separately compiled procedures \texttt{spec\_read()} and \texttt{spec\_write()} have the same calling conventions as the general procedures \texttt{mem\_read()} and \texttt{mem\_write()}, but with an additional \texttt{size} parameter, which specifies that \( 1 \ll \texttt{size} \) bytes should be read or written.

If the program tries to read from a chunk that hasn’t been allocated, the value zero is returned, optionally with a comment to the user. Chunk address 0 is always allocated first. Then we can assume that a matching chunk tag implies a nonnull \texttt{chunk} pointer.

This routine sets \texttt{last\_h} to the chunk found, so that we can rapidly read other words that we know must belong to the same chunk. For this purpose it is convenient to let \texttt{mem\_hash[\texttt{hash\_prime}]} be a chunk full of zeros, representing uninitialized memory.
210. (External routines 10) \[=\]

\begin{verbatim}
octa mem_read(addr)
  octa addr;
  
  register tetra off, key;
  register int h;
  off = (addr.l & *fffff) >> 3;
  key = (addr.l & *ffff0000) + addr.h;
  for (h = key % hash_prime; mem_hash[h].tag \neq key; h--) { 
    if (mem_hash[h].chunk \equiv Λ) 
      if (verbose & uninit_mem_bit) 
        errprint2("uninitialized_memory_read_at_%08x%08x", addr.h, addr.l);
        h = hash_prime; break; /* zero will be returned */
    if (h \equiv 0) h = hash_prime;
  }
  last_h = h;
  return mem_hash[h].chunk[off];
\end{verbatim}

211. (External variables 4) \[=\]

\begin{verbatim}
Extern int last_h; /* the hash index that was most recently correct */
\end{verbatim}

212. (External prototypes 9) \[=\]

\begin{verbatim}
Extern void mem_write ARGS((octa addr, octa val));
\end{verbatim}

213. (External routines 10) \[=\]

\begin{verbatim}
void mem_write ARGS((octa addr, octa val))
  octa addr, val;
  
  register tetra off, key;
  register int h;
  off = (addr.l & *ffff) >> 3;
  key = (addr.l & *ffff0000) + addr.h;
  for (h = key % hash_prime; mem_hash[h].tag \neq key; h--) {
    if (mem_hash[h].chunk \equiv Λ) 
      if (++mem_chunks > mem_chunks_max)
        panic(errprint1("More_than_%d_memory_chunks_are_needed", mem_chunks_max));
        mem_hash[h].chunk = (octa *) calloc(1 << 13, sizeof(octa));
    if (mem_hash[h].chunk \equiv Λ)
        panic(errprint1("I_can_tAllocate_memory_chunk_number_%d", mem_chunks));
        mem_hash[h].tag = key;
      break;
    if (h \equiv 0) h = hash_prime;
  }
  last_h = h;
  mem_hash[h].chunk[off] = val;
\end{verbatim}
214. The memory is characterized by several parameters, depending on the characteristics of the memory bus being simulated. Let \( \text{bus\_words} \) be the number of octabytes read or written simultaneously (usually \( \text{bus\_words} \) is 1 or 2; it must be a power of 2). The number of clock cycles needed to read or write \( c \times \text{bus\_words} \) octabytes that all belong to the same cache block is assumed to be \( \text{mem\_addr\_time} + c \times \text{mem\_read\_time} \) or \( \text{mem\_addr\_time} + c \times \text{mem\_write\_time} \), respectively.

\[
\begin{align*}
\text{Extern int mem\_addr\_time; } & \quad /* \text{cycles to transmit an address on memory bus */} \\
\text{Extern int bus\_words; } & \quad /* \text{width of memory bus, in octabytes */} \\
\text{Extern int mem\_read\_time; } & \quad /* \text{cycles to read from main memory */} \\
\text{Extern int mem\_write\_time; } & \quad /* \text{cycles to write to main memory */} \\
\text{Extern lockvar mem\_lock; } & \quad /* \text{is nonnull when the bus is busy */}
\end{align*}
\]

215. One of the principal ways to write memory is to invoke a \texttt{flush\_to\_mem} coroutine, which is the \texttt{Scache\_flusher} if there is an S-cache, or the \texttt{Dcache\_flusher} if there is a D-cache but no S-cache.

When such a coroutine is started, its \texttt{data\_ptr\_a} will be \texttt{Scache} or \texttt{Dcache}. The data to be written will just have been copied to the cache’s \texttt{outbuf}.

\[
\begin{align*}
\text{Cases for control of special coroutines 126} \equiv
\text{case flush\_to\_mem:} \quad & \{ \text{register cache } c = (\text{cache } ) \text{ data\_ptr\_a; } \\
\text{switch } (\text{data\_state}) \{ \\
\text{case 0: if (mem\_lock) wait(1); } \\
\text{data\_state} = 1; \\
\text{case 1: set\_lock(self, mem\_lock); } \\
\text{data\_state} = 2; \\
\text{(Write the dirty data of } c\text{-outbuf} \text{ and wait for the bus 216); } \\
\text{case 2: goto terminate; } \quad /* \text{this frees mem\_lock and } c\text{-outbuf */} \\
\} \}
\end{align*}
\]
216. (Write the dirty data of \(c\)-outbuf and wait for the bus 216) \(\equiv\)

\[
\begin{align*}
\text{register int } & \quad \text{off, last_off, count, first, ii;} \\
\text{register int } & \quad \text{del} = c\cdot gg \gg 3; \quad / \ast \text{octabytes per granule } */ \\
\text{octa addr;} \\
\text{addr} = c\cdot outbuf.tag; \quad \text{off} = (\text{addr.l } \& \# ffff) \gg 3; \\
\text{for } (i = j = 0, \text{first} = 1, \text{count} = 0; \; j < c\cdot bb \gg c\cdot g; \; j++) \{ \\
\quad \text{ii} = i + \text{del}; \\
\quad \text{if } (\neg c\cdot outbuf.dirty[j]) \; i = ii, \text{off} += \text{del}, \text{addr.l} += \text{del} \ll 3; \\
\quad \text{else while } (i < ii) \{ \\
\quad \quad \text{if } (\text{first}) \{ \\
\quad \quad \quad \text{count}++; \; \text{last_off} = \text{off}; \; \text{first} = 0; \\
\quad \quad \quad \text{mem_write}(\text{addr}, c\cdot outbuf.data[i]); \\
\quad \quad \} \text{ else } \{ \\
\quad \quad \quad \text{if } ((\text{off } \oplus \text{last_off}) \& \neg \text{bus_words}) \; \text{count}++; \\
\quad \quad \quad \text{last_off} = \text{off}; \\
\quad \quad \quad \text{mem_hash}[\text{last_h}].\text{chunk}[\text{off}] = c\cdot outbuf.data[i]; \\
\quad \quad \} \quad i++; \; \text{off}++; \; \text{addr.l} += 8; \\
\quad \} \\
\quad \text{wait}(\text{mem_addr_time} + \text{count} \ast \text{mem_write_time}); \\
\} \\
\end{align*}
\]

This code is used in section 215.
217. Cache transfers. We have seen that the Dcache-flusher sends data directly to the main memory if there is no S-cache. But if both D-cache and S-cache exist, the Dcache-flusher is a more complicated coroutine of type flush_to_S. In this case we need to deal with the fact that the S-cache blocks might be larger than the D-cache blocks; furthermore, the S-cache might have a write-around and/or write-through policy, etc. But one simplifying fact does help us: We know that the flusher coroutine will not be aborted until it has run to completion.

Some machines, such as the Alpha 21164, have an additional cache between the S-cache and memory, called the B-cache (the “backup cache”). A B-cache could be simulated by extending the logic used here; but such extensions of the present program are left to the interested reader.

\[\text{Register change} \ast c = (\text{cache } \ast) \ast \text{ptr}_a;\]
\[\text{Register int block_diff = Scache-bb - c-bb;}\]
\[p = (\text{cacheblock } \ast) \ast \text{ptr}_b;\]
\[\text{switch (data-state) }\{\]
\[\text{case 0: if (Scache-lock) wait(1); data-state = 1;}\]
\[\text{case 1: set_lock(self, Scache-lock); data-}\]
\[\text{ptr}_b = (\text{void } \ast) \text{cache_search(Scache, c-outbuf.tag);}\]
\[\text{if (data-}\]
\[\text{ptr}_b \) data-state = 4;\]
\[\text{else if (Scache-mode & WRITE_ALLOC) data-state = (block_diff ? 2 : 3);}\]
\[\text{else data-state = 6; wait(Scache-access_time);}\]
\[\text{case 2: (Fill Scache-inbuf with clean memory data 219);}\]
\[\text{case 3: (Allocate a slot p in the S-cache 218);}\]
\[\text{case 4: copy_block(c, c-outbuf, Scache, p);}\]
\[\text{hit_set = cache_addr(Scache, c-outbuf.tag); use_and_fix(Scache, p); /* p not moved */ data-state = 5; wait(Scache-copy_in_time);}\]
\[\text{case 5: if ((Scache-mode & WRITE_BACK) \equiv 0) }\{ /* write-through */\]
\[\text{if (Scache-flusher.next) wait(1);}\]
\[\text{flush_cache(Scache, p, true);}\]
\[\}\]
\[\text{goto terminate;}\]
\[\text{case 6: (Handle write-around when flushing to the S-cache 221);}\]
\[\}\]

218. (Allocate a slot p in the S-cache 218) \equiv
\[\text{if (Scache-filler.next) wait(1); /* perhaps an unnecessary precaution */ p = alloc_slot(Scache, c-outbuf.tag);}\]
\[\text{if } (\neg p) \text{ wait(1);}\]
\[\text{data-}\]
\[\text{ptr}_b = (\text{void } \ast) p;\]
\[p-tag = c-outbuf.tag; p-tag.l = c-outbuf.tag.l \& (Scache-bb);\]

This code is used in section 217.
219. We only need to read \( \text{block.diff} \) bytes, but it’s easier to read them all and to charge only for reading the ones we needed.

\[
\begin{align*}
\text{(Fill } \text{Scache-inbuf with clean memory data } &\text{219}) \equiv \\
\{ &\text{register int } count = \text{block.diff} \gg 3; \\
&\text{register int } off, \text{ delay}; \\
&\text{octa } addr; \\
&\text{if } (\text{mem.lock}) \text{ wait}(1); \\
&\text{addr.h} = \text{c-outbuf.tag.h}; \text{ addr.l} = \text{c-outbuf.tag.l} \& \neg \text{Scache} \gg \text{bb}; \\
&\text{off} = (\text{addr.l} \& \#\text{ffff}) \gg 3; \\
&\text{for } (j = 0; j < \text{Scache} \gg \text{bb} \gg 3; j++) \\
&\quad \text{if } (j \equiv 0) \text{ Scache-inbuf.data}[j] = \text{mem.read}(\text{addr}); \\
&\quad \text{else } \text{Scache-inbuf.data}[j] = \text{mem.hash[\text{last.h}.\text{chunk}[j + \text{off}]}; \\
&\text{set_lock(\&mem_locker, \text{mem.lock});} \\
&\text{delay} = \text{mem_addr_time} + (\text{int})((\text{count} + \text{bus_words} - 1)/(\text{bus_words})) \ast \text{mem_read_time}; \\
&\text{startup(\&mem_locker, delay);} \\
&\text{data-state} = 3; \text{ wait}(\text{delay}); \\
\}\end{align*}
\]

This code is used in section 217.

220. \((\text{Copy } \text{Scache-inbuf to slot } p \text{ } 220) \equiv \)
\[
\{ \text{register octa } *d = p\text{-data}; \\
\text{p-data = Scache-inbuf.data}; \text{ Scache-inbuf.data} = d; \}
\]

This code is used in section 217.

221. Here we assume that the granularity is 8.

\[
\begin{align*}
\text{(Handle write-around when flushing to the S-cache } &\text{221}) \equiv \\
\text{if } (\text{Scache-flusher.next}) \text{ wait}(1); \\
\text{Scache-outbuf.tag.h} = \text{c-outbuf.tag.h}; \\
\text{Scache-outbuf.tag.l} = \text{c-outbuf.tag.l} \& \neg \text{Scache} \gg \text{bb}); \\
\text{for } (j = 0; j < \text{Scache} \gg \text{bb} \gg \text{Scache-g; } j++) \text{Scache-outbuf.dirty}[j] = \text{false}; \\
\text{copy_block}(c, \&(\text{c-outbuf}); \text{Scache, } \&(\text{Scache-outbuf}); \\
\text{startup}(\&\text{Scache-flusher, Scache-copy_out_time}); \\
\text{goto terminate}; \\
\}
\end{align*}
\]

This code is used in section 217.
The S-cache gets new data from memory by invoking a `fill_from_mem` coroutine; the I-cache or D-cache may also invoke a `fill_from_mem` coroutine, if there is no S-cache. When such a coroutine is invoked, it holds `mem_lock`, and its caller has gone to sleep. A physical memory address is given in `data_z.o`, and `data_ptr.a` specifies either `Icache`, `Dcache`, or `Scache`. Furthermore, `data_ptr.b` specifies a block within that cache, determined by the `alloc_slot` routine. The coroutine simulates reading the contents of the specified memory location, places the result in the x.o field of its caller's control block, and wakes up the caller. It proceeds to fill the cache's `inbuf` and, ultimately, the specified cache block, before waking the caller again.

Let `c = data_ptr.a`. The caller is then `c_fill_lock`, if this variable is nonnull. However, the caller might not wish to be awoken or to receive the data (for example, if it has been aborted). In such cases `c_fill_lock` will be `Λ`; the filling action continues without the wakeup calls. If `c = Scache`, the S-cache will be locked and the caller will not have been aborted.

(Cases for control of special coroutines 126) \(\equiv\)

**case fill_from_mem:**

\[
\begin{align*}
\text{register cache } & \ast c = (\text{cache } \ast) \text{ data_ptr.a; } \\
\text{register coroutine } & \ast cc = c\_fill\_lock; \\
\text{switch (data_state) } & \{ \\
\text{case 0: } & \text{data_x.o} = \text{mem_read(data_z.o); } \\
\text{if (cc) } & \{ \\
& \text{cc}_\text{-ctl}\_x.o = \text{data_x.o; } \\
& \text{awaken(cc, mem_read_time); } \\
\} \\
& \text{data_state} = 1; \\
& \text{(Read data into } c\_\text{inbuf and wait for the bus 223);} \\
\text{case 1: } & \text{release_lock(self, mem_lock); } \\
& \text{data_state} = 2; \\
\text{case 2: } & \text{if (c \neq Scache) } \{ \\
& \text{if (c_lock) wait(1); } \\
& \text{set_lock(self, c_lock); } \\
\} \\
& \text{if (cc) awaken(cc, c\_copy\_in\_time); } \quad \text{/* the second wakeup call */} \\
& \text{load_cache(c, (cacheblock } \ast) \text{ data_ptr.b); } \\
& \text{data_state} = 3; \text{ wait(c\_copy\_in\_time); } \\
\text{case 3: } & \text{goto terminate;} \\
\}
\]

If `c`'s cache size is no larger than the memory bus, we wait an extra cycle, so that there will be two wakeup calls.

(Read data into `c\_inbuf` and wait for the bus 223) \(\equiv\)

\[
\begin{align*}
\text{register int } & \text{count, off; } \\
& \text{c\_inbuf\_tag} = \text{data}\_z.o; c\_inbuf\_tag.l \&= -c\_bb; \\
& \text{count} = c\_bb \gg 3, \text{off} = (c\_inbuf\_tag.l \& \#\text{ffff}) \gg 3; \\
\text{for } & (i = 0; i < \text{count}; i++, \text{off}++) c\_inbuf\_data[i] = \text{mem_hash}[last_h].\text{chunk}[\text{off}]; \\
\text{if (count} \leq \text{bus_words} & \text{ wait(1 + mem_read_time)} \\
\text{else wait} & (\text{int})(\text{count}/\text{bus_words}) \ast \text{mem_read_time}); \\
\}
\]

This code is used in section 222.
The fill_from_S coroutine has the same conventions as fill_from_mem, except that the data comes directly from the S-cache if it is present there. This is the filler coroutine for the I-cache and D-cache if an S-cache is present.

(Cases for control of special coroutines) +≡

\[
\begin{align*}
\text{case fill_from_S:} & \quad \{ \\
& \quad \quad \text{register cache } *c = (\text{cache } *) \; \text{data-ptr}_a; \\
& \quad \quad \text{register coroutine } *cc = c\text{-fill}_{\text{lock}}; \\
& \quad \quad \text{p } = (\text{cacheblock } *) \; \text{data-ptr}_c; \\
& \quad \quad \text{switch} \; (\text{data-state}) \; \{ \\
& \quad \quad \quad \text{case 0:} \; p = \text{cache}\text{-search}(\text{Scache}, \text{data-z.o}); \\
& \quad \quad \quad \quad \text{if} \; (p) \; \text{goto } S_{\text{non-miss}}; \\
& \quad \quad \quad \quad \text{data-state } = 1; \\
& \quad \quad \quad \text{case 1:} \; (\text{Start the S-cache filler}) \\
& \quad \quad \quad \quad \text{data-state } = 2; \; \text{sleep}; \\
& \quad \quad \quad \text{case 2: if} \; (cc) \; \{ \\
& \quad \quad \quad \quad \text{cc-ctl-x.o } = \text{data-x.o}; \quad /\!*/ \text{this data has been supplied by } \text{Scache-filler} \; /\!* \\
& \quad \quad \quad \quad \quad \text{awaken}(cc, \text{Scache-access_time}); \quad /\!*/ \text{we propagate it back} \; /\!* \\
& \quad \quad \quad \quad \quad \text{data-state } = 3; \; \text{sleep}; \quad /\!*/ \text{when we awake, the S-cache will have our data} \; /\!* \\
& \quad \quad \quad \text{S}_{\text{non-miss}: \text{if}} \; (cc) \; \{ \\
& \quad \quad \quad \quad \text{cc-ctl-x.o } = p\text{-data}[\text{data-z.o.l } \& \text{Scache}\text{-bb } - 1) \gg 3]; \\
& \quad \quad \quad \quad \quad \text{awaken}(cc, \text{Scache-access_time}); \\
& \quad \quad \quad \} \\
& \quad \quad \text{case 3:} \; (\text{Copy data from } p \text{ into } c\text{-inbuf}) \\
& \quad \quad \quad \text{data-state } = 4; \; \text{wait}(\text{Scache-access_time}); \\
& \quad \quad \text{case 4:} \; \text{Scache-lock } = \Lambda; \quad /\!*/ \text{we had been holding that lock} \; /\!* \\
& \quad \quad \quad \text{data-state } = 5; \\
& \quad \quad \text{case 5: if} \; (c\text{-lock}) \; \text{wait}(1); \\
& \quad \quad \quad \text{set_lock}(\text{self}, c\text{-lock}); \\
& \quad \quad \quad \text{load_cache}(c, (\text{cacheblock } *) \; \text{data-ptr}_b); \\
& \quad \quad \quad \text{data-state } = 6; \; \text{wait}(c\text{-copy_in_time}); \\
& \quad \quad \text{case 6: if} \; (cc) \; \text{awaken}(cc, 1); \quad /\!*/ \text{second wakeup call} \; /\!* \\
& \quad \quad \quad \text{goto } \text{terminate}; \\
& \quad \} \\
\end{align*}
\]

We are already holding the Scache-lock, but we’re about to take on the Scache-filllock too (with the understanding that one is “stronger” than the other). For a short time the Scache-lock will point to us but we will point to Scache-filllock; this will not cause difficulty, because the present coroutine is not abortable.

(Start the S-cache filler) ≡

\[
\begin{align*}
& \quad \text{if} \; (\text{Scache-filler.next } \lor \text{mem_lock}) \; \text{wait}(1); \\
& \quad \quad \text{p } = \text{alloc_slot}(\text{Scache}, \text{data-z.o}); \\
& \quad \quad \text{if} \; (\text{¬p}) \; \text{wait}(1); \\
& \quad \quad \text{set_lock}(\text{self}, \text{Scache-filler, mem_lock}); \\
& \quad \quad \text{set_lock}(\text{self}, \text{Scache-filler, filllock}); \\
& \quad \quad \text{data-ptr}_c = \text{Scache-filler-ctl.ptr}_b = (\text{void } *) \; p; \\
& \quad \quad \text{Scache-filler-ctl.z.o } = \text{data-z.o}; \\
& \quad \quad \text{startup}(\&\text{Scache-filler, mem_addr_time}); \\
\end{align*}
\]

This code is used in section 224.
226. The S-cache blocks might be wider than the blocks of the I-cache or D-cache, so the copying in this step isn’t quite trivial.

\[
\text{(Copy data from } p \text{ into } c\text{-inbuf) \equiv } \\
\{ \text{register int off; } \\
c\text{-inbuf}.\text{tag = data.}z.a; \quad c\text{-inbuf}.\text{tag.l }\&= -c-bb; \\
\text{for } (j = 0, \text{off }= (c\text{-inbuf}.\text{tag.l }\& (Scache-}bb \text{-1)} \gg 3; \quad j < c-bb \gg 3; \quad j++, \text{off }++) \\
c\text{-inbuf}.\text{data[j] }= p\text{-data[off];} \\
\text{release_lock(self, Scache-}fill\text{-lock);} \\
\text{set_lock(self, Scache-}lock); \\
\}
\]

This code is used in section 224.

227. The instruction \text{PRELD} \ X,\Y,\Z \text{ generates } [X/2^b] \text{ commands if there are } 2^b \text{ bytes per block in the D-cache. These commands will try to preload blocks } \Y + \Z, \Y + \Z + 2^b, \ldots, \text{ into the cache if it is not too busy.}  

Similar considerations apply to the instructions \text{PREGO} \ X,\Y,\Z \text{ and \text{PREST} } X,\Y,\Z. 

\[
\text{(Special cases of instruction dispatch 117) } + \equiv \\
\text{case preld: case prest: } \text{if } (\neg \text{Dcache) goto noop\_inst; } \\
\text{if } (\text{cool-xz }\geq \text{Dcache-}bb) \text{ cool-interim = true; } \\
\text{cool-ptr}_a = (\text{void *}) \text{ mem.up: break; } \\
\}
\]

228. If the block size is 64, a command like \text{PREST} 200,\Y,\Z \text{ is actually issued as four commands } \text{PREST} 200,\Y,\Z; \text{ PREST} 191,\Y,\Z; \text{ PREST} 127,\Y,\Z; \text{ PREST} 63,\Y,\Z. \text{ An interruption will then be able to resume properly. In the pipeline, the instruction \text{PREST} 200,\Y,\Z \text{ is considered to affect bytes } \Y + \Z + 192 \text{ through } \Y + \Z + 200, \text{ or fewer bytes if } \Y + \Z \text{ is not a multiple of 64. (Remember that these instructions are only hints; we act on them only if it is reasonably convenient to do so.)} 

\[
\text{(Get ready for the next step of \text{PRELD} or \text{PREST} 228) } \equiv \\
\text{head-inst } = (\text{head-inst } & \sim ((\text{Dcache-}bb - 1) \ll 16)) - \#10000; \\
\]

This code is used in section 81.

229. \text{(Get ready for the next step of \text{PREGO} 229) } \equiv \\
\text{head-inst } = (\text{head-inst } & \sim ((\text{Icache-}bb - 1) \ll 16)) - \#10000; \\

This code is used in section 81.

230. Another coroutine, called \text{cleanup}, is occasionally called into action to remove dirty data from the D-cache and S-cache. If it is invoked by starting in state 0, with its i field set to sync, it will clean everything. It can also be invoked in state 4, with its i field set to syncd and with a physical address in its z.o field; then it simply makes sure that no D-cache or S-cache blocks associated with that address are dirty.

Field x.o.h should be set to zero if items are expected to remain in the cache after being cleaned; otherwise field x.o.h should be set to sign\_bit.

The coroutine that invokes \text{cleanup} should hold clean\_lock. If that coroutine dies, because of an interruption, the \text{cleanup} coroutine will terminate prematurely.

We assume that the D-cache and S-cache have some sort of way to identify their first dirty block, if any, in access\_time cycles.

\[
\text{(Global variables 20) } + \equiv \\
\text{coroutine clean_co;} \\
\text{control clean_ctl;} \\
\text{lockvar clean_lock;} \\
\]

231. ⟨Initialize everything 22⟩ ≡
   clean_co.ctl = &clean_ctl;
   clean_co.name = "Clean";
   clean_co.stage = cleanup;
   clean_ctl.go.o.l = 4;

232. ⟨Cases for control of special coroutines 126⟩ ≡
   case cleanup: p = (cacheblock *) data_ptr_b;
     switch (data-state) {
       ⟨Cases 0 through 4, for the D-cache 233⟩;
       ⟨Cases 5 through 9, for the S-cache 234⟩;
     case 10: goto terminate;
   }
233. (Cases 0 through 4, for the D-cache 233) ≡

**case 0:** if \((\text{Dcache-lock} \lor (j = \text{get_reader(Deache)} < 0))\) wait(1);

startup(\&Dcache-reader[j], Dcache-access_time);

set_lock(\self, Dcache-lock);

\(i = j = 0;\)

Delean_loop:

\(p = (i < \text{Deache-cc} \land \text{Dcache-set}[i][j] : \text{Dcache-victim}[j]);\)

if (p-tag.h \& \text{sign_bit}) goto Delean_inc;

if (\neg\text{is_dirty(Dcache,p)}) {

\(p-tag.h \|= \text{data-x.o.h};\) goto Delean_inc;

}

\data-y.o.h = i, \data-y.o.l = j;

Delean: \data-state = 1; \data-ptr_b = (\textbf{void}) p; wait(\text{Deache-access_time});

**case 1:** if (Dcache-flusher.next) wait(1);

flush_cache(Dcache, p, data-x.o.h ≡ 0);

p-tag.h \|= data-x.o.h;

release_lock(\self, Dcache-lock);

\data-state = 2; wait(\text{Deache-copy_out_time});

**case 2:** if (\neg\text{clean_lock}) goto done; /* premature termination */

if (Dcache-flusher.next) wait(1);

if (data-i \neq \text{sync}) goto Sprep;

\data-state = 3;

**case 3:** if (Dcache-lock \lor (j = \text{get_reader(Deache)} < 0)) wait(1);

startup(\&Dcache-reader[j], Dcache-access_time);

set_lock(\self, Dcache-lock);

\(i = \text{data-y.o.h}, j = \text{data-y.o.l};\)

Delean_inc: \(j++;\)

if (i < Dcache-cc \land j \equiv Dcache-aa) \(j = 0, i++;\)

if (i \equiv Dcache-cc \land j \equiv Dcache-vv) {

\data-state = 5; wait(\text{Deache-access_time});

}

goto Delean_loop;

**case 4:** if (Dcache-lock \lor (j = \text{get_reader(Deache)} < 0)) wait(1);

startup(\&Dcache-reader[j], Dcache-access_time);

set_lock(\self, Dcache-lock);

\(p = \text{cache_search(Dcache, data-z.o)};\)

if (p) {

\text{demote_and_fix(Dcache,p)};

if (\text{is_dirty(Dcache,p)}) goto Dclean;

}

\data-state = 9; wait(\text{Deache-access_time});

This code is used in section 232.
\section*{Cache Transfers (MMIX-PIPE)}

\subsection*{Cases 5 through 9, for the S-cache \(\equiv\) \ref{section:cache-transfers}}

\textbf{Case 5:} if \((\text{self-lockloc}) \ast (\text{self-lockloc}) = \Lambda, \text{self-lockloc} = \Lambda;\)

\hspace{1em} if \((\neg \text{Scache})\) \textbf{goto} \text{done};

\hspace{1em} if \((\text{Scache-lock})\) \textbf{wait}(1);

\hspace{1em} \text{set_lock}(\text{self}, \text{Scache-lock});

\hspace{1em} \text{if} \((\neg \text{Scache})\) \textbf{goto} \text{done};

\text{Sclean_loop:} \(p = (i < \text{Scache-cc} \land (\text{Scache-set}[i][j]) \land (\text{Scache-victim}[j]) ;

\hspace{1em} \text{if} \((p \cdot \text{tag}.h \land \text{sign_bit})\) \textbf{goto} \text{Sclean_inc};

\hspace{1em} \text{if} \((\neg \text{is_dirty}(\text{Scache}, p))\) \{ \textbf{goto} \text{Sclean_inc};

\hspace{2em} \text{data-\text{y.o.h}} = i, \text{data-\text{y.o.l}} = j; \}

\text{Sclean:} \text{data-state} = 6; \text{data-\text{ptr}} = (\text{void} *) p; \text{wait (Scache-access_time)};

\textbf{Case 6:} if \((\text{Scache-flusher.next})\) \textbf{wait}(1);

\hspace{1em} \text{flush_cache}(\text{Scache}, p, \text{data-\text{x.o.h}} \equiv 0);

\hspace{1em} \text{data-\text{tag}.h} = \text{data-\text{x.o.h}};

\hspace{1em} \text{release_lock}(\text{self}, \text{Scache-lock});

\hspace{1em} \text{data-state} = 7; \text{wait (Scache-copy_out_time)};

\textbf{Case 7:} if \((\neg \text{clean_lock})\) \textbf{goto} \text{done}; /* premature termination */

\hspace{1em} \text{if} \((\text{Scache-flusher.next})\) \textbf{wait}(1);

\hspace{1em} \textbf{if} \((\text{data-i} \neq \text{sync})\) \textbf{goto} \text{done};

\hspace{1em} \text{data-state} = 8;

\textbf{Case 8:} if \((\text{Scache-lock})\) \textbf{wait}(1);

\hspace{1em} \text{set_lock}(\text{self}, \text{Scache-lock});

\hspace{1em} i = \text{data-\text{y.o.h}}, j = \text{data-\text{y.o.l}};

\text{Sclean_inc:} j++; \hspace{1em}

\hspace{1em} \text{if} \((i < \text{Scache-cc} \land j = \text{Scache-aa})\) \textbf{goto} \text{done};

\hspace{1em} \text{if} \((i = \text{Scache-cc} \land j = \text{Scache-av})\) \{ \textbf{goto} \text{Sclean};

\hspace{2em} \}

\hspace{1em} \text{data-state} = 10; \text{wait (Scache-access_time)};

\textbf{Sprep:} \text{data-state} = 9;

\textbf{Case 9:} if \((\text{self-lockloc})\) \textbf{release_lock}(\text{self}, \text{Dcache-lock});

\hspace{1em} \text{if} \((\neg \text{Scache})\) \textbf{goto} \text{done};

\hspace{1em} \text{if} \((\text{Scache-lock})\) \textbf{wait}(1);

\hspace{1em} \text{set_lock}(\text{self}, \text{Scache-lock});

\hspace{1em} p = \text{cache_search}(\text{Scache}, \text{data-\text{z.o}});

\hspace{1em} \text{if} \((p)\) \{ \textbf{goto} \text{Sclean};

\hspace{2em} \}

\hspace{1em} \text{data-state} = 10; \text{wait (Scache-access_time)};

This code is used in section \ref{section:cache-transfers}.\footnotetext[3]{\textit{This is a footnote.}}
235. **Virtual address translation.** Special arrays of coroutines and control blocks come into play when we need to implement MMIX’s rather complicated page table mechanism for virtual address translation. In effect, we have up to ten control blocks outside of the reorder buffer that are capable of executing instructions just as if they were part of that buffer. The "opcodes" of these non-abortable instructions are special internal operations called ldptp and ldpte, for loading page table pointers and page table entries.

Suppose, for example, that we need to translate a virtual address for the DT-cache in which the virtual page address \( a_i \) has \( a_4 = a_3 = 0 \) and \( a_2 \neq 0 \). Then the rules say that we should first find a page table pointer \( p_2 \) in physical location \( 2^{13}(r + b_i + 2) + 8a_2 \), then another page table pointer \( p_1 \) in location \( p_2 + 8a_1 \), and finally the page table entry \( p_0 \) in location \( p_1 + 8a_0 \). The simulator achieves this by setting up three coroutines \( c_0, c_1, c_2 \) whose control blocks correspond to the pseudo-instructions

\[
\begin{align*}
\text{LDPTP } x, [2^{63} + 2^{13}(r + b_i + 2)], 8a_2 \\
\text{LDPTP } x, x, 8a_1 \\
\text{LDPTE } x, x, 8a_0
\end{align*}
\]

where \( x \) is a hidden internal register and the other quantities are immediate values. Slight changes to the normal functionality of LDO give us the actions needed to implement LDPTP and LDPTE. Coroutines \( c_j \) corresponds to the instruction that involves \( a_j \) and computes \( p_j \); when \( c_0 \) has computed its value \( p_0 \), we know how to translate the original virtual address.

The LDPTP and LDPTE commands return zero if their \( y \) operand is zero or if the page table does not properly match \( r \).

```c
#define LDPTP PREGO  /* internally this won’t cause confusion */
#define LDPTE GD
```

236. (Initialize everything 22) +

```c
for (j = 0; j < 5; j++) {
    DPTco[2 * j].ctl = &DPTctl[j]; IPTctl[2 * j].ctl = &IPTctl[j];
    if (j > 0) IPTctl[j].op = IPTctl[j].op = LDPTP, DPTctl[j].i = IPTctl[j].i = ldptp;
    else DPTctl[0].op = IPTctl[0].op = LDPTE, DPTctl[0].i = IPTctl[0].i = ldpte;
    IPTctl[j].loc = DPTctl[j].loc = neg_one;
    IPTctl[j].go.o = DPTctl[j].go.o = incr(neg_one, 4);
    IPTctl[j].ptr.a = DPTctl[j].ptr.a = (void *) &mem;
    IPTctl[j].ren.x = DPTctl[j].ren.x = true;
    IPTctl[j].x.add.h = DPTctl[j].x.add.h = -1;
    IPTco[2 * j].stage = DPTco[2 * j].stage = 1;
    IPTco[2 * j + 1].stage = DPTco[2 * j + 1].stage = 2;
    IPTco[2 * j].name = IPTco[2 * j + 1].name = IPTname[j];
    DPTco[2 * j].name = DPTco[2 * j + 1].name = IPTname[j];
}
ITcache-filler_ctl.ptr.c = (void *) &IPTco[0]; DTCache-filler_ctl.ptr.c = (void *) &DPTco[0];
```
Page table calculations are invoked by a coroutine of type \emph{fill\_from\_virt}, which is used to fill the IT-cache or DT-cache. The calling conventions of \emph{fill\_from\_virt} are analogous to those of \emph{fill\_from\_mem} or \emph{fill\_from\_S}: A virtual address is supplied in \emph{data\_y.o}, and \emph{data\_ptr\_a} points to a cache (ITcache or DTcache), while \emph{data\_ptr\_b} is a block in that cache. We wake up the caller, who holds the cache’s \emph{fill\_lock}, as soon as the translation of the given address has been calculated, unless the caller has been aborted. (No second wakeup call is necessary.)

(Cases for control of special coroutines 126) +≡

```c
case fill\_from\_virt:
  {
    register cache *c = (cache *) data\_ptr\_a;
    register coroutine *cc = c\_fill\_lock;
    register coroutine *co = (coroutine *) data\_ptr\_c; /* &IPTco[0] or &DPTco[0] */
    octa aaaaaa;
    switch (data\_state) {
      case 0: /* Start up auxiliary coroutines to compute the page table entry 243 */
        data\_state = 1;
      case 1: if (data\_b.p) {
          if (data\_b.p\_known) data\_b.o = data\_b.p\_o, data\_b.p = Λ;
          else wait(1);
        }
        (Compute the new entry for c\_inbuf and give the caller a sneak preview 245);
        data\_state = 2;
      case 2: if (c\_lock) wait(1);
        set\_lock(self, c\_lock);
        load\_cache(c, (cacheblock *) data\_ptr\_b);
        data\_state = 3; wait(c\_copy\_in\_time);
      case 3: data\_b.o = zero\_octa; goto terminate;
    }
  }
```

The current contents of rV, the special virtual translation register, are kept unpacked in several global variables \emph{page\_r}, \emph{page\_s}, etc., for convenience. Whenever rV changes, we recompute all these variables.

(Global variables 20) +≡

```c
unsigned int page\_n; /* the 10-bit n field of rV, times 8 */
int page\_r; /* the 27-bit r field of rV */
int page\_s; /* the 8-bit s field of rV */
int page\_f; /* the 3-bit f field of rV */
int page\_b[5]; /* the 4-bit b fields of rV; page\_b[0] = 0 */
octa page\_mask; /* the least significant s bits */
bool page\_bad = true; /* does rV violate the rules? */
```
239. \(\langle\text{Update the page variables 239}\rangle \equiv\)
\[
\{ \text{octa} \ rv; \\
\quad rv = data\cdot o; \\
\quad page_f = rv.l \& 7, page\_bad = (page_f > 1); \\
\quad page_n = rv.l \& \#\text{fff8}; \\
\quad rv = \text{shift\_right}(rv, 13, 1); \\
\quad page_r = rv.l \& \#\text{fffffff}; \\
\quad rv = \text{shift\_right}(rv, 27, 1); \\
\quad page_s = rv.l \& \#\text{ff}; \\
\quad \text{if } (page_s < 13 \lor page_s > 48) page\_bad = \text{true}; \\
\quad \text{else if } (page_s < 32) page\_mask.h = 0, page\_mask.l = (1 \ll page_s) - 1; \\
\quad \text{else } page\_mask.h = (1 \ll (page_s - 32)) - 1, page\_mask.l = \#\text{fffffff}; \\
\quad page_b[4] = (rv.l \gg 8) \& \#\text{f}; \\
\quad page_b[3] = (rv.l \gg 12) \& \#\text{f}; \\
\quad page_b[2] = (rv.l \gg 16) \& \#\text{f}; \\
\quad page_b[1] = (rv.l \gg 20) \& \#\text{f}; \\
\}\]
This code is used in section 329.

240. Here’s how we compute a tag of the IT-cache or DT-cache from a virtual address, and how we compute a physical address from a translation found in the cache.

\#define \text{trans\_key}(addr) incr(oandn(addr, page\_mask), page.n)

\{ \text{Internal prototypes 13} \} \equiv
\begin{align*}
\text{static octa phys\_addr ARGs((octa, octa))};
\end{align*}

241. \(\langle\text{Subroutines 14}\rangle \equiv\)
\begin{align*}
\quad \text{static octa phys\_addr(virt, trans)} \\
\quad \quad \text{octa virt, trans}; \\
\quad \quad \{ \text{octa} t; \\
\quad \quad \quad t = oandn(trans, page\_mask); /* zero out the ynp fields of a PTE */ \\
\quad \quad \quad \text{return oplus}(t, oand(virt, page\_mask)); \\
\quad \}\}
\end{align*}

242. Cheap (and slow) versions of MMIX leave the page table calculations to software. If the global variable \text{no\_hardware\_PT} is set true, \text{fill\_from\_virt} begins its actions in state 1, not state 0. (See the \text{RESUME\_TRANS} operation.)

\{ \text{External variables 4} \} \equiv
\begin{align*}
\quad \text{Extern bool no\_hardware\_PT};
\end{align*}
243. Note: The operating system is supposed to ensure that changes to the page table entries do not appear in the pipeline when a translation cache is being updated. The internal LDPTP and LDPTE instructions use only the “hot state” of the memory system.

(Start up auxiliary coroutines to compute the page table entry 243) \[ aaaa = data\-y\-o; \]
\[ i = aaaa\cdot h \gg 29; /* the segment number */ aaaa \&= *1ffffff; /* the address within segment i */ aaaa = shift\_right(aaaaa, page\_s, 1); /* the page address */ for \( j = 0; aaaa\cdot l \neq 0 \lor aaaa\cdot h \neq 0; j++ \) \{
\[ co[2 * j].ctl\-z.o.\!h = 0, co[2 * j].ctl\-z.o.l = (aaaaa.l \& *3ff) \ll 3; 
aaaaa = shift\_right(aaaaa, 10, 1); \}
\[ if (page\_b[i + 1] < page\_b[i] + j) /* address too large */ ; /* nothing needs to be done, since data\-b.o is zero */ else \{
\[ if (j = 0) j = 1, co[0].ctl\-z.o = zero\_octa; 
\{ Issue j pseudo-instructions to compute a page table entry 244; \}
\}
This code is used in section 237.

244. The first stage of coroutine \( c_j \) is \( co[2 * j] \). It will pass the \( j \)th control block to the second stage, \( co[2 * j + 1] \), which will load page table information from memory (or hopefully from the D-cache).

(Issue j pseudo-instructions to compute a page table entry 244) \[ j--; \]
\[ aaaa.l = page\_r + page\_b[i] + j; 
co[2 * j].ctl\-y.p = \Lambda; 
co[2 * j].ctl\-y.o = shift\_left(aaaa, 13); 
co[2 * j].ctl\-y.o.h += sign\_bit; \]
\[ for (; ; j--) \{
\[ co[2 * j].ctl\-z.o = zero\_octa; co[2 * j].ctl\-z.known = false; 
co[2 * j].ctl\-owner = &co[2 * j]; 
startup(&co[2 * j], 1); 
if (j = 0) break; 
co[2 * (j - 1)].ctl\-y.p = &co[2 * j].ctl\-x; 
\}
data\-b.p = &co[0].ctl\-x;
This code is used in section 243.

245. At this point the translation of the given virtual address data\-y.o is the octabyte data\-b.o. Its least significant three bits are the protection code \( p = p_xp_wp_z \); its page address field is scaled by \( 2^z \). It is entirely zero, including the protection bits, if there was a page table failure.

The \( z \) field of the caller receives this translation.

(Compute the new entry for c\-inbuf and give the caller a sneak preview 245) \[ c\-inbuf\cdot tag = trans\_key(data\-y.o); c\-inbuf.data[0] = data\-b.o; \] if \( (cc) \) \{
\[ cc\-ctl\-z.o = data\-b.o; 
awaken(cc, 1); \}
This code is used in section 237.
246. The write buffer. The dispatcher has arranged things so that speculative stores into memory are recorded in a doubly linked list leading upward from \texttt{mem}. When such instructions finally are committed, they enter the “write buffer,” which holds octabytes that are ready to be written into designated physical memory addresses (or into the D-cache and/or S-cache). The “hot state” of the computation is reflected not only by the registers and caches but also by the instructions that are pending in the write buffer.

\begin{verbatim}
('Type definitions 11) +≡
typedef struct {
octa octa; /* data to be stored */
octa addr; /* its physical address */
tetra stamp; /* when last committed (mod 2^{32}) */
internal_opcode i; /* is this write special? */
int size; /* parameter for spec_write */
} write_node;
\end{verbatim}

247. We represent the buffer in the usual way as a circular list, with elements \texttt{write_tail} + 1, \texttt{write_tail} + 2, \ldots, \texttt{write_head}.

The data will sit at least \texttt{holding_time} cycles before it leaves the write buffer. This speeds things up when different fields of the same octabyte are being stored by different instructions.

\begin{verbatim}
('External variables 4) +≡
Extern write_node *wbuf_bot, *wbuf_top; /* least and greatest write buffer nodes */
Extern write_node *write_head, *write_tail; /* front and rear of the write buffer */
Extern lockvar wbuf_lock; /* is the data in write_head being written? */
Extern int holding_time; /* minimum holding time */
Extern lockvar speed_lock; /* should we ignore holding_time? */
\end{verbatim}

248. (Global variables 20) +≡
coroutine write_co; /* coroutine that empties the write buffer */
control write_ctl; /* its control block */

249. (Initialize everything 22) +≡
\begin{verbatim}
write_co.ctl = &write_ctl;
write_co.name = "Write";
write_co.stage = write_from_wbuf;
write_ctl.ptr_a = (void *) &mem;
write_ctl.go.o.l = 4;
startup(&write_co, 1);
write_head = write_tail = wbuf_top;
\end{verbatim}

250. (Internal prototypes 13) +≡
\begin{verbatim}
static void print_write_buffer ARGS((void));
\end{verbatim}
251. (Subroutines 14) +≡

static void print_write_buffer()
{
    printf("Write\buffer");
    if (write_head ≡ write_tail) printf("\(\emptyset\)\n");
    else { register write_node *p;
    printf(":\n");
        for (p = write_head; p ≠ write_tail; p = (p ≡ wbuf_bot ? wbuf_top : p - 1)) {
            printf("m[\""); print_octa(p
addr); printf("\]=\"); print_octa(p
o);
            if (p
i ≡ stunc) printf("unc\");
            else if (p
i ≡ sync) printf("_sync\");
            printf("_\(age\_\%d\)\n", ticks.l - p
stamp);
        }
    }
}

252. The entire present state of the pipeline computation can be visualized by printing first the write buffer, then the reorder buffer, then the fetch buffer. This shows the progression of results from oldest to youngest, from sizzling hot to ice cold.

(External prototypes 9) +≡

Extern void print_pipe ARG5(void);

253. (External routines 10) +≡

void print_pipe()
{
    print_write_buffer();
    print_reorder_buffer();
    print_fetch_buffer();
}

254. The write_search routine looks to see if any instructions ahead of a given place in the mem list of the reorder buffer are storing into a given physical address, or if there’s a pending instruction in the write buffer for that address. If so, it returns a pointer to the value to be written. If not, it returns Λ. If the answer is currently unknown, because at least one possibly relevant physical address has not yet been computed, the subroutine returns the special code value DUNNO.

The search starts at the x.up field of a control block for a store instruction, otherwise at the ptr.a field of the control block, unless ptr.a points to a committed instruction.

The i field in the write buffer is usually st or pst, inherited from a store or partial store command. It may also be sync (from SYNC 1 or SYNC 3) or stunc (from STUNC).

#define DUNNO ((octa *) 1) /* an impossible non-Λ pointer */

(Internal prototypes 13) +≡

static octa *write_search ARG5((control *, octa));
255.  \{(Subroutines 14) \} +≡

\textbf{static octa *write_search(ctl, addr)}
\textbf{control *ctl;}
\textbf{octa addr;}
\{ \textbf{register specnode *p = (ctl-mem-x ? ctl-x.up : (specnode *) ctl-ptr-a)}; \textbf{register write_node *q = write_tail};
\textbf{addr.l \&= −8;}
\textbf{if (p \equiv \&mem) goto qloop;}
\textbf{if (p > \&hot-x \& ctl ≤ hot) goto qloop;} \quad /\ast \text{already committed */}
\textbf{if (p < \&ctl-x \& (ctl ≤ hot \lor p > \&hot-x)) goto qloop;}
\textbf{for ( ; p \neq \&mem; p = p.up) \{ }
\textbf{if (p-addr.h \equiv (tetra) −1) return DUNNO;}
\textbf{if ((p-addr.l \& −8) \equiv addr.l \& p-addr.h \equiv addr.h) return \{p-known ? \&(p-o) : DUNNO\};}
\textbf{qloop: for ( ; ; ) \{ }
\textbf{if (q \equiv write_head) return Λ;}
\textbf{if (q \equiv wbuf_top) q = wbuf_bot; else q++;}
\textbf{if (q-addr.l \equiv addr.l \& q-addr.h \equiv addr.h) return \&(q-o);}
\textbf{\}}
\textbf{\}}
When we’re committing new data to memory, we can update an existing item in the write buffer if it has the same physical address, unless that item is already in the process of being written out. Increasing the value of \textit{holding\_time} will increase the chance that this economy is possible, but it will also increase the number of buffered items when writes are to different locations.

A store instruction that sets any of the eight interrupt bits \texttt{rwxnkbsp} will not affect memory, even if it doesn’t cause an interrupt.

When “store” is followed by “store uncached” at the same address, or vice versa, we believe the most recent hint.

\begin{verbatim}
(Commit to memory if possible, otherwise \texttt{break} 256) \equiv
{
  register write_node \ast q = write_tail;
  if (hot-interrupt \& (F_BIT + \#ff)) \textbf{goto} done_with_write;
  if (hot-x.addr.h \& \#ffff0000) {
    if (hot-op \geq STB \& hot-op < STSF) q-size = (hot-op \& \#f) \gg 2;
    else if (hot-op \geq STSF \& hot-op < STCO) q-size = 2;
    else q-size = 3;
  }
  if (hot-i \neq sync)
    for ( ; ; ) {
      if (q \equiv write_head) \textbf{break};
      if (q \equiv wbuf_top) q = wbuf_bot; else q++;
      if (q-i \equiv sync) \textbf{break};
      if (q-addr.l \equiv hot-x.addr.l \& q-addr.h \equiv hot-x.addr.h \& (q \neq write_head \or \neg wbuf_lock))
        \textbf{goto} addr\_found;
    }
  \}
  \{ register write_node \ast p = (write_tail \equiv wbuf_bot ? wbuf_top : write_tail - 1);
    if (p \equiv write_head) \textbf{break}; /* the write buffer is full */
    q = write_tail; write_tail = p;
    q-addr = hot-x.addr;
  \}

addr\_found: q-o = hot-x.o;
q-stamp = ticks.l;
q-i = hot-i;
done\_with\_write: spec\_rem(&(hot-x));
mem\_slots++;
}
\end{verbatim}

This code is used in section 146.
257. A special coroutine whose duty is to empty the write buffer is always active. It holds the \texttt{wbuf\_lock}\ for it is writing the contents of \texttt{write\_head}. It holds \texttt{Dcache\_fill\_lock} while waiting for the D-cache to fill a block.

(Cases for control of special coroutines 126) \begin{align*}
\text{case write\_from\_wbuf: } p = \langle \text{cacheblock } \ast \rangle \text{ data\_ptr } b; \\
\text{switch (data\_state) } \{ \\
\text{case 4: } \langle \text{Forward the new data past the D-cache if it is write-through 263} \rangle; \\
\text{data\_state} = 5; \\
\text{case 5: if (write\_head } \equiv \text{ wbuf\_bot) write\_head} = \text{ wbuf\_top; else write\_head} --; write\_restart: \text{ data\_state} = 0; \\
\text{case 0: if (self\_lockloc} \ast (self\_lockloc) = \Lambda, self\_lockloc = \Lambda; \\
\text{if (write\_head } \equiv \text{ write\_tail) wait (1); /* write buffer is empty */} \\
\text{if (write\_head} \equiv \text{ i } \equiv \text{ sync) } \langle \text{Ignore the item in write\_head 264} \rangle; \\
\text{if (write\_head\_addr.h} \& \# \text{ffffff0000) goto mem\_direct;} \\
\text{if ((int)(ticks } \ast \text{ write\_head\_stamp) } \langle \text{holding\_time } \& \text{ speed\_lock} \rangle \text{ wait (1); /* data too raw */} \\
\text{if } (\langle \text{Dcache} \rangle \text{ goto mem\_direct; } /* not cached */} \\
\text{if (Dcache\_lock } \& (j = \text{ get\_reader(Dcache) } < 0) \rangle \text{ wait (1); /* D-cache busy */} \\
\text{startup}(&\text{Dcache\_reader} [j], \text{Dcache\_access\_time}); \\
\langle \text{Write the data into the D-cache and set state } = 4, \text{if there's a cache hit 262} \rangle; \\
\text{data\_state} = (\langle \text{Dcache\_mode } \& \text{ WRITE\_ALLOC} \rangle \& \text{write\_head} \equiv i \neq \text{ stunc } ? 1 : 3); \\
\text{wait(Dcache\_access\_time);} \\
\text{case 1: } \langle \text{Try to put the contents of location write\_head\_addr into the D-cache 261} \rangle; \\
\text{data\_state} = 2; \text{ sleep;} \\
\text{case 2: data\_state} = 0; \text{ sleep; } /* \text{wake up when the D-cache has the block */} \\
\text{case 3: Handle write\_around when writing to the D-cache 259);} \\
\text{mem\_direct: } \langle \text{Write directly from write\_head to memory 260}; \rangle \\
\} \end{align*}

258. \{Local variables 12\} \begin{align*}
\text{register cacheblock } \ast p, \ast q; \\
\end{align*}

259. The granularity is guaranteed to be 8 in write-around mode (see \textit{MMIX\_config}). Although an uncached store will not be stored in the D-cache (unless it hits in the D-cache), it will go into a secondary cache.

\begin{align*}
\text{(Handle write\_around when writing to the D-cache 259) } \equiv \\
\text{if (Dcache\_flusher.next) wait (1);} \\
\text{Dcache\_outbuf} . \text{tag} . h = \text{write\_head\_addr} . h; \\
\text{Dcache\_outbuf} . \text{tag} . l = \text{write\_head\_addr} . l \& \langle \text{!Dcache\_bb} \rangle; \\
\text{for } (j = 0; j < \text{Dcache\_bb } \gg \text{Dcache\_q}; j++) \text{Dcache\_outbuf\_dirty} [j] = \text{false;} \\
\text{Dcache\_outbuf\_data} [\langle \text{write\_head\_addr} . l \& \langle \text{Dcache\_bb } - 1 \rangle \rangle \gg 3] = \text{write\_head} . w; \\
\text{Dcache\_outbuf\_dirty} [\langle \text{write\_head\_addr} . l \& \langle \text{Dcache\_bb } - 1 \rangle \rangle \gg \text{Dcache\_q}] = \text{true;} \\
\text{set\_lock} (\langle \text{self}, \text{wbuf\_lock} \rangle); \\
\text{startup} (& \text{Dcache\_flusher, Dcache\_copy\_out\_time};) \\
\text{data\_state} = 5; \text{ wait(Dcache\_copy\_out\_time);} \\
\end{align*}

This code is used in section 257.
260. \(\text{Write directly from write\_head to memory 260}\) \(\equiv\)
\[
\text{if (mem\_lock) wait(1);} \\
\text{set\_lock(self, wbuf\_lock);} \\
\text{set\_lock(&mem\_locker, mem\_lock); /* a coroutine of type vanish */}
\]
\[
\text{startup(&mem\_locker, mem\_addr\_time + mem\_write\_time);} \\
\text{if (write\_head\_addr.h & \#ffff0000) spec\_write(write\_head\_addr, write\_head\_o, write\_head\_size);} \\
\text{else mem\_write(write\_head\_addr, write\_head\_o);} \\
\text{data\_state = 5; wait(mem\_addr\_time + mem\_write\_time);} \\
\]
This code is used in section 257.

261. A subtlety needs to be mentioned here: While we’re trying to update the D-cache, another instruction might be filling the same cache block (although not because of the same physical address). Therefore we go to write\_restart here instead of saying wait(1).
\[
\text{(Try to put the contents of location write\_head\_addr into the D-cache 261)} \equiv \\
\text{if (Dcache-filler.next) go to write\_restart;} \\
\text{if ((Scache \& Scache-lock) \lor \neg(Scache \& mem\_lock)) go to write\_restart;} \\
\text{p = alloc\_slot(Dcache, write\_head\_addr);} \\
\text{if (\neg p) go to write\_restart;} \\
\text{if (Scache) set\_lock(&Dcache-filler, Scache-lock)} \\
\text{else set\_lock(&Dcache-filler, mem\_lock);} \\
\text{set\_lock(self, Dcache-filler\_lock);} \\
\text{data\_ptr\_b = Dcache-filler\_ctrl.ptr\_b = (void *) p;} \\
\text{Dcache-filler\_ctrl.z.o = write\_head\_addr;} \\
\text{startup(&Dcache-filler, Scache ? Scache-access\_time : mem\_addr\_time);} \\
\]
This code is used in section 257.

262. Here it is assumed that Dcache-access\_time is enough to search the D-cache and update one octabyte in case of a hit. The D-cache is not locked, since other coroutines that might be simultaneously reading the D-cache are not going to use the octabyte that changes. Perhaps the simulator is being too lenient here.
\[
\text{(Write the data into the D-cache and set state = 4, if there’s a cache hit 262)} \equiv \\
\text{p = cache\_search(Dcache, write\_head\_addr);} \\
\text{if (p)} \\
\text{p = use\_and\_fix(Dcache, p);} \\
\text{set\_lock(self, wbuf\_lock);} \\
\text{data\_ptr\_b = (void *) p;} \\
\text{p\_data\_spec\_write(write\_head\_addr.l & (Dcache-bb - 1)) \Rightarrow 3i = write\_head\_o;} \\
\text{p\_dirty\_spec\_write(write\_head\_addr.l & (Dcache-bb - 1)) \Rightarrow Dcache-q = true;} \\
\text{data\_state = 4; wait(Dcache-access\_time);} \\
\]
This code is used in section 257.

263. \(\text{Forward the new data past the D-cache if it is write-through 263}\) \(\equiv\)
\[
\text{if ((Dcache-mode & WRITE\_BACK) \equiv 0) \{ /* write-through */}
\text{if (Dcache-flusher.next) wait(1);} \\
\text{flush\_cache(Dcache, p, true);} \\
\]
This code is used in section 257.
264. (Ignore the item in write_head 264) ≡
   
   \[
   \begin{array}{l}
   \text{set}\_\text{lock}(\text{self}, \text{wbuf}\_\text{lock}); \\
   \text{data}\_\text{state} = 5; \\
   \text{wait}(1);
   \end{array}
   \]

   This code is used in section 257.
265. Loading and storing. A RISC machine is often said to have a “load/store architecture,” perhaps because loading and storing are among the most difficult things a RISC machine is called upon to do.

We want memory accesses to be efficient, so we try to access the D-cache at the same time as we are translating a virtual address via the DT-cache. Usually we hit in both caches, but numerous cases must be dealt with when we miss. Is there an elegant way to handle all the contingencies? Alas, the author of this program was unable to think of anything better than to throw lots of code at the problem — knowing full well that such a spaghetti-like approach is fraught with possibilities for error.

Instructions like `LDO x, y, z` operate in two pipeline stages. The first stage computes the virtual address `y + z`, waiting if necessary until `y` and `z` are both known; then it starts to access the necessary caches. In the second stage we ascertain the corresponding physical address and hopefully find the data in the cache (or in the speculative mem list or the write buffer).

An instruction like `STB x, y, z` shares some of the computation of `LDO x, y, z`, because only one byte is being stored but the other seven bytes must be found in the cache. In this case, however, `x` is treated as an input, and mem is the output. The second stage of a store command can begin even though `x` is not known during the first stage.

Here’s what we do at the beginning of stage 1.

```
#define ld_st_launch 7 /* state when load/store command has its memory address */
(Cases to compute the virtual address of a memory operation 265) ≡

case preld: case prest: case preg0:
    data-\textcircled{o} = incr(data-\textcircled{o}, data-xx & \neg(data-\textcircled{i} \equiv \text{prego} \lor Icache : Dcache)-bb);
    /* (I hope the adder is fast enough) */

case ld: case ldunc: case ldts: case st: case syncd: case syncid: start ld st:
    data-y.o = oplus(data-y.o, data-\textcircled{o});
    data-state = ld_st_launch; goto switch1;

case ldptp: case ldpte: if (data-y.o.h) goto start ld st;
    data-x.o = zero_octa; data-\textcircled{i}.known = true; goto die; /* page table fault */
```

This code is used in section 132.

266. `#define PRW_BITS \text{data-\textcircled{i}} < \text{st} \land \text{PR_BIT} : \text{data-\textcircled{i}} \equiv \text{pst} \land \text{PR_BIT + PW_BIT} : (data-\textcircled{i} \equiv \text{syncid} \land (data-loc.h \lor \text{sign_bit})) \lor (data-\textcircled{i} \equiv \text{st} \lor \text{data-\textcircled{i}} \equiv \text{pst}) \text{data-interrupt} \equiv \text{PRW_BITS}`

(Special cases for states in the first stage 266) ≡

```
case ld_st_launch: if ((self + 1)-\text{next}) wait(1); /* second stage must be clear */
    (Handle special cases for operations like preg0 and ldts 289);
    if (data-y.o.h \lor \text{sign_bit}) (Do load/store stage 1 with known physical address 271);
    if (page_bad) {
        if (data-\textcircled{i} < preld \lor data-\textcircled{i} \equiv \text{st} \lor data-\textcircled{i} \equiv \text{pst}) data-interrupt \equiv \text{PRW_BITS};
        goto fin_ex;
    }
    if (DTcache-lock \lor (j = \text{get_reader(DTcache)}) < 0) wait(1);
    startup&(DTcache-reader[j], DTcache-access_time);
    (Look up the address in the DT-cache, and also in the D-cache if possible 267);
    pass after(DTcache-access_time); goto passit;
```

See also sections 310, 326, 360, and 363.

This code is used in section 130.
When stage 2 of a load/store command begins, the state will depend on what transpired in stage 1. For example, data-state will be DT_miss if the virtual address key can’t be found in the DT-cache; then stage 2 will have to compute the physical address the hard way.

The data-state will be DT_hit if the physical address is known via the DT-cache, but the data may or may not be in the D-cache. The data-state will be hit_and_miss if the DT-cache hits and the D-cache doesn’t. And data-state will be ld_ready if data-x.o is the desired octabyte (for example, if both caches hit).

#define DT_miss 10 /* second stage state when DT-cache doesn’t hold the key */
#define DT_hit 11 /* second stage state when physical address is known */
#define hit_and_miss 12 /* second stage state when D-cache misses */
#define ld_ready 13 /* second stage state when data has been read */
#define st_ready 14 /* second stage state when data needn’t be read */
#define prest_win 15 /* second stage state when we can fill a block with zeroes */

(look up the address in the DT-cache, and also in the D-cache if possible 267) \equiv

\begin{align*}
p &= \text{cache_search}((\text{DTcache}, \text{trans_key}((\text{data}-\text{x}.o))));
\text{if} \ (\neg \text{Dcache} \lor \text{Dcache-lock} \lor (j = \text{get_reader}((\text{Dcache}))) < 0 \lor (\text{data}-i \geq \text{st} \land \text{data}-i \leq \text{syncid})) \ \\
& \quad \text{(Do load/store stage 1 without D-cache lookup 270)};
\text{startup}(&\text{Dcache-reader}[j], \text{Dcache-access_time});
\text{if} \ (p) \ \text{(Do a simultaneous lookup in the D-cache 268)} \ \\
\text{else} \ \text{data-state} = \text{DT_miss};
\end{align*}

This code is used in section 266.
We assume that it is possible to look up a virtual address in the DT-cache at the same time as we look for a corresponding physical address in the D-cache, provided that the lower \(b + c\) bits of the two addresses are the same. (They will always be the same if \(b + c \leq \) page size; otherwise the operating system can try to make them the same by “page coloring” whenever possible.) If both caches hit, the physical address is known in \(\text{max}(\text{Dcache-access time}, \text{Dcache-access time})\) cycles.

If the lower \(b + c\) bits of the virtual and physical addresses differ, the machine will not know this until the DT-cache has hit. Therefore we simulate the operation of accessing the D-cache, but we go to \(\text{DT_hit}\) instead of to \(\text{hit_and_miss}\) because the D-cache will experience a spurious miss.

\[
\text{hit_and_miss} \equiv \text{max}(x, y) \quad ((x < (y) ? (y) : (x))
\]

(Do a simultaneous lookup in the D-cache \(\text{268}\) \(\equiv \)
\[
\text{octa } *m;
\]
\[
p = \text{use_and_fix}(DTcache, p), data - z.o = p - data[0];
\]
(Check the protection bits and get the physical address \(269)\);
\[
m = \text{write_search}(data, data - z.o);
\]
if \((m = \text{DUNNO})\) \(\text{data-state} = DT_{hit};\)
else if \((m)\) \(data - z.o = *m, \text{data-state} = ld_{ready};\)
else if \((\text{Dcache-b} + \text{Dcache-c} > \text{page s} \land \)
\[
((\text{data-y.o} \oplus \text{data-z.o}) \land ((\text{Dcache-b} \ll \text{Dcache-c}) - (1 \ll \text{page s}))) \text{data-state} = DT_{hit};
\]
/* spurious D-cache lookup */
else
\[
q = \text{cache_search}(Dcache, data - z.o);
\]
if \((q)\) \{
if \((\text{data-i} \equiv \text{ld}_\text{unc})\) \(q = \text{demote_and_fix}(Dcache, q);\)
else \(q = \text{use_and_fix}(Dcache, q);\)
\[
data - z.o = q - data[(\text{data-z.o} \& (\text{Dcache-b} \ll 1)) \gg 3];
\]
\[
data_{- state} = \text{ld}_{ready};
\]
\} else \(\text{data-state} = \text{hit_and_miss};\)
\} 
\[
\text{pass_after}(\text{max}(\text{Dcache-access time}, \text{Dcache-access time}));
\]
\} 
\} 
\goto \text{passit};
\}

This code is used in section \(267\).

The protection bits \(p_r, p_w, p_x\) in a translation cache are shifted four positions right from the interrupt codes \(\text{PR_BIT}, \text{PW_BIT}, \text{PX_BIT}\). If the data is protected, we abort the load/store operation immediately; this protects the privacy of other users.

\[
\text{hit_and_miss} \equiv \text{max}(\text{Dcache-access time}, \text{Dcache-access time})\)
\[
\text{if } (\text{data-stack-alert}) \{
\}
\]  
\[
\text{if } (\text{data-z.o} \& (\text{PW_BIT} \gg \text{PROT_OFFSET})) \text{data-stack_alert} = \text{false};
\]
else \(\text{data-z.o} = g[\text{rC}.o]; \quad */ \text{use the continuation page for stack overflow */}
\}
\]  
\[
\text{if } ((\text{data-z.o} \ll \text{PROT_OFFSET}) \& j) \neq (\text{unsigned int } j) \{
\}
\]  
\[
\text{if } (\text{data-i} \equiv \text{syncd} \lor \text{data-i} \equiv \text{syncid}) \text{ goto sync_check;}
\]
\[
\text{if } (\text{data-i} \neq \text{preld} \land \text{data-i} \neq \text{prest}) \text{ data-interrupt } = j \& \sim(\text{data-z.o} \ll \text{PROT_OFFSET});
\]
\[
\text{goto fin_ex;}
\]
\} 
\]  
\[
\text{data-z.o} = \text{phys_addr(data-y.o, data-z.o);
\}
\]
This code is used in sections \(268, 270, \) and \(272\).
§270. (Do load/store stage 1 without D-cache lookup 270) \equiv
{ \text{\texttt{octa \,*\,m;}} \\
\quad \text{if} \ (p) \ \{ \\
\quad \quad p = \text{\texttt{use\_and\_fix}}(\text{\texttt{DTcache}}.p), \text{\texttt{data\,-\,z\,\,o}} = p\text{-data}[0]; \\
\quad \quad \text{Check the protection bits and get the physical address 269}; \\
\quad \quad \text{if} \ (\text{\texttt{data\,-\,i}} \geq \text{\texttt{st}} \land \text{\texttt{data\,-\,i}} \leq \text{\texttt{syncid}}) \ \text{\texttt{data\,-\,state}} = \text{\texttt{st\,\,ready}}; \\
\quad \quad \text{else} \ \{ \\
\quad \quad \quad m = \text{\texttt{write\,search}}(\text{\texttt{data}}, \text{\texttt{data\,-\,z\,\,o}}); \\
\quad \quad \quad \text{if} \ (m \land m \neq \text{\texttt{DUNNO}}) \ \text{\texttt{data\,-\,x\,\,o}} = \text{\texttt{*\,m}}, \text{\texttt{data\,-\,state}} = \text{\texttt{ld\,\,ready}}; \\
\quad \quad \quad \text{else} \ \text{\texttt{data\,-\,state}} = \text{\texttt{DT\,\,hit}}; \\
\quad \quad \} \ \text{else} \ \text{\texttt{data\,-\,state}} = \text{\texttt{DT\,\,miss}}; \\
\quad \text{pass\_after}(\text{\texttt{DTcache\,-\,access\,\,time}}); \ \text{\texttt{goto\,\,passit}}; \\
\} \\

This code is used in section 267.
Do load/store stage 1 with known physical address 271 \equiv
\begin{align*}
\text{octa} & \equiv m; \\
& \quad \text{if } \neg((\text{data-loc.h} \land \text{sign-bit})) \{ \\
& \quad \quad \text{if } (\text{data-addr} \equiv \text{syncid} \lor \text{data-addr} \equiv \text{syncid}) \text{ goto sync_check; } \\
& \quad \quad \text{if } (\text{data-addr} \neq \text{predis} \land \text{data-addr} \neq \text{predis}) \text{ data-interrupt }|= \text{N_BIT}; \\
& \quad \quad \text{goto fin_ex; } \\
& \quad \} \text{ data-z.o = data-y.o; data-z.o.h \equiv \text{sign-bit; } } \\
& \quad \text{if } (\text{data-z.o.h} \neq \text{ffffff0000}) \{ \\
& \quad \quad \text{switch (data-addr) } \\
& \quad \quad \quad \text{case ldets: case preld: case prest: case prego: case syncd: case syncid: goto fin_ex; } \\
& \quad \quad \quad \text{case ld: case ldunc: if } (\text{mem_lock}) \text{ wait(1); } \\
& \quad \quad \quad \quad \text{if } (\text{data-op} < \text{LDSF} \text{ i} = (\text{data-op} \lor \text{?} 2) \\
& \quad \quad \quad \quad \text{else if } (\text{data-op} < \text{CSWAP}) \text{ i} = 2; \\
& \quad \quad \quad \quad \text{else } i = 3; \\
& \quad \quad \quad \quad \text{data-x.o = spec_read(data-z.o, i); } \\
& \quad \quad \quad \quad \text{goto make_ld_ready; } \\
& \quad \quad \quad \text{case pst: } \\
& \quad \quad \quad \quad \text{if } ((\text{data-op} \lor \text{CSWAP}) \leq 1) \{ \\
& \quad \quad \quad \quad \quad \text{data-x.o = spec_read(data-z.o, 3); } \text{ goto make_ld_ready; } \\
& \quad \quad \quad \quad \} \text{ data-x.o = zero_octa; } \\
& \quad \quad \quad \text{case st: data-state = st_ready; pass_after(1); goto passit; } \\
& \quad \quad \quad \text{default: : } \\
& \quad \} \text{ else if } (\text{data-addr} \geq \text{st} \land \text{data-addr} \leq \text{syncid}) \{ \\
& \quad \quad \text{data-state = st_ready; pass_after(1); goto passit; } \\
& \} \text{ m = write_search(data, data-z.o); } \\
& \quad \quad \text{if } (m) \{ \\
& \quad \quad \quad \text{if } (m \equiv \text{DUNNO}) \text{ data-state = DT_hit; } \\
& \quad \quad \quad \text{else data-x.o = *m, data-state = ld_ready; } \\
& \quad \quad \quad \text{pass_after(1); goto passit; } \\
& \quad \quad \} \text{ else if } (\neg \text{Dcache}) \{ \\
& \quad \quad \quad \text{if } (\text{mem_lock}) \text{ wait(1); } \\
& \quad \quad \quad \text{data-x.o = mem_read(data-z.o); } \\
& \quad \quad \quad \text{make_ld_ready: set_lock(& mem_locker, mem_lock); } \\
& \quad \quad \quad \text{data-state = ld_ready; } \\
& \quad \quad \quad \text{startup(& mem_locker, mem_addr_time + mem_read_time); } \\
& \quad \quad \quad \text{pass_after(mem_addr_time + mem_read_time); goto passit; } \\
& \} \text{ if } (\text{Dcache-lock} \lor (j = \text{get_reader(Dcache)) < 0}) \{ \\
& \quad \quad \text{data-state = DT_hit; pass_after(1); goto passit; } \\
& \} \text{ startup(& Dcache-reader[j], Dcache-access_time); } \\
& \quad \quad q = \text{cache_search(Dcache, data-z.o); } \\
& \quad \quad \text{if } (q) \{ \\
& \quad \quad \quad \text{if } (\text{data-addr} \equiv \text{ldunc}) \text{ q = demote_and_fix(Dcache, q); } \\
& \quad \quad \quad \text{else q = use_and_fix(Dcache, q); } \\
& \quad \quad \quad \text{data-x.o = q-data[(data-z.o.l \& (Dcache-bb - 1)) \geq 3]; } \\
& \quad \quad \quad \text{data-state = ld_ready; } \\
& \quad \quad \} \text{ else data-state = hit_and_miss; }
\end{align*}
pass_after(Dcache-access_time); goto passit;
}

This code is used in section 266.

272. The program for the second stage is, likewise, rather long-winded, yet quite similar to the cache manipulations we have already seen several times.

Several instructions might be trying to fill the DT-cache for the same page. (A similar situation faced us in the write_from_wbuf coroutine.) The second stage therefore needs to do some translation cache searching just as the first stage did. In this stage, however, we don’t go all out for speed, because DT-cache misses are rare.

#define DT_retry 8 /* second stage state when DT-cache should be searched again */
#define got_DT 9 /* second stage state when DT-cache entry has been computed */

(Special cases for states in later stages 272) ≡
square_one: data-state = DT_retry;
case DT_retry: if (DTcache-lock ∨ (j = get_reader(DTcache)) < 0) wait(1);
startup(&DTcache-reader[j], DTcache-access_time);
p = cache_search(DTcache, trans_key(data-y.o));
if (p) {
  p = use_and_fix(DTcache, p), data-z.o = p-data[0];
  (Check the protection bits and get the physical address 269);
  if (data-i ≥ st ∧ data-i ≤ syncid) data-state = st_ready;
  else data-state = DT_hit;
} else data-state = DT_miss;
wait(DTcache-access_time);
case DT_miss: if (DTcache-filler.next) {
  if (data-i ≡ preld ∨ data-i ≡ prest) goto fin_ex; else goto square_one; }
if (no_hardware_PT ∨ page_f) {
  if (data-i ≡ preld ∨ data-i ≡ prest) goto fin_ex; else goto emulate_virt; }
  p = alloc_slot(DTcache, trans_key(data-y.o));
  if (!p) goto square_one;
  data.ptr_b = DTcache-filler_ctl.ptr_b = (void *) p;
  DTcache-filler_ctl.y.o = data-y.o;
  set_lock(self, DTcache-fill_lock);
  startup(&DTcache-filler, 1);
  data-state = got_DT;
  if (data-i ≡ preld ∨ data-i ≡ prest) goto fin_ex; else sleep;
case got_DT: release_lock(self, DTcache-fill_lock);
  (Check the protection bits and get the physical address 269);
  if (data-i ≥ st ∧ data-i ≤ syncid) goto finish_store;
  /* otherwise we fall through to ld_retry below */

See also sections 273, 276, 279, 280, 299, 311, 354, 364, and 370.

This code is used in section 135.
(Special cases for states in later stages 272) +≡

273. The second stage might also want to fill the D-cache (and perhaps the S-cache) as we get the data. Several load instructions might be trying to fill the same cache block. So we should go back and look in the D-cache again if we miss and cannot allocate a slot immediately.

A PRELD or PREST instruction, which is just a "hint," doesn’t do anything more if the caches are already busy.

\[
\text{ld}_{\text{retry}}: \text{data-state} = DT_{\text{hit}};
\]

**case** DT_{\text{hit}}: if (data-\text{i} ⩾ preld ∨ data-\text{i} ⩾ prest) goto fin_ex;

( Check for a hit in pending writes 278);

if ( (data-\text{z.o.h} & #fffffff0000) ∨ ¬Dcache) \(\langle\) Do load/store stage 2 without D-cache lookup 277)\(\rangle\;

if ( Dcache-lock ∨ (j = get_reader(Dcache)) < 0) wait(1);

\text{startup}(\&Dcache-reader[j], Dcache-access_time);

\[ q = \text{cache_search}(Dcache, data-\text{z.o}) \]

if (q) {

if (data-\text{i} ⩾ ldunc) \(q = \text{demote_and_fix}(Dcache, q));

else \( q = \text{use_and_fix}(Dcache, q) \);

\[ data-\text{z.o} = q\text{data}[(data-\text{z.o.l} \& (Dcache-\text{bb} - 1)) ⩾ 3] \]

\[ \text{data-state} = ld_{\text{ready}} \]

} else \(data-state = hit_and_miss; \)

wait(Dcache-access_time);

**case** hit_and_miss: if (data-\text{i} ⩾ ldunc) goto avoid_D;

( Try to get the contents of location data-\text{z.o} in the D-cache 274) \(\equiv\)

274. (Try to get the contents of location data-\text{z.o} in the D-cache 274) \(≡\)

( Check for prest with a fully spanned cache block 275) \(\equiv\)

if (Dcache-filler.next) goto ld_retry;

if ( (Scache ∧ Scache-lock) ∨ (¬Scache ∧ mem_lock) ) goto ld_retry;

q = alloc_slot(Dcache, data-\text{z.o})

if (¬q) goto ld_retry;

if (Scache) set_lock(\&Dcache-filler, Scache-lock)

else set_lock(\&Dcache-filler, mem_lock);

\text{set_lock}(\text{self}, Dcache-filler_{\text{lock}});

\[ data-\text{ptr}_b = Dcache-filler_{\text{ctl}}.ptr_b = (\text{void} *) q; \]

\[ Dcache-filler_{\text{ctl}}.z.o = data-\text{z.o}; \]

\text{startup}(\&Dcache-filler, Scache ? Scache-access_time : mem_addrtime);

\[ \text{data-state} = ld_{\text{ready}} \]

if (data-\text{i} ⩾ preld ∨ data-\text{i} ⩾ prest) goto fin_ex; else sleep;

This code is used in section 273.

275. If a prest instruction makes it to the hot seat, we have been assured by the user of PREST that the current values of bytes in virtual addresses data-\text{y.o}−(data-\text{zx} − Dcache-\text{bb}) through data-\text{y.o}+(data-\text{zx} & (Dcache-\text{bb} − 1)) are irrelevant. Hence we can pretend that we know they are zero. This is advantageous if it saves us from filling a cache block from the S-cache or from memory.

( Check for prest with a fully spanned cache block 275) \(≡\)

if (data-\text{i} ⩾ prest ∧

\[ (data-\text{zx} ⩾ Dcache-\text{bb} ∨ ((data-\text{y.o.l} \& (Dcache-\text{bb} − 1)) ⩾ 0)) ∧ \]

\[ ((data-\text{y.o.l} + (data-\text{zx} \& (Dcache-\text{bb} − 1)) + 1) \oplus data-\text{y.o.l}) ≥ (\text{unsigned int}) Dcache-\text{bb} \]

\text{goto} prest_span;

This code is used in section 274.
276. (Special cases for states in later stages 272) \( \equiv \)

\( \text{prest}_{span}: \text{data-state} = \text{prest}_{win}; \)

\textbf{case prest}_{win}: if (\( \text{data} \neq \text{old}_{hot} \lor \text{Dlocker.next} \)) wait(1);

\hspace{1em} if (\text{Dcache-lock}) \textbf{goto} \text{fin-ex};

\hspace{1em} \( q = \text{alloc_slot} \text{(Dcache, data}^\ast \text{z.o}); \) /* OK if Dcache-filler is busy */

\hspace{1em} if (\( q \)) {

\hspace{2em} \text{clean_block} \text{(Dcache,} q); \)

\hspace{2em} \( q\text{-tag} = \text{data}^\ast \text{z.o; } q\text{-tag}.l \&= -\text{Dcache-bb}; \)

\hspace{2em} \text{set_lock} (&\text{Dlocker}, \text{Dcache-lock});

\hspace{2em} \text{startup}(\&\text{Dlocker, Dcache-copy_in_time});

\hspace{1em} \textbf{goto} \text{fin-ex};

277. (Do load/store stage 2 without D-cache lookup 277) \( \equiv \)

\{ \text{avoid}_D: \text{if (mem-lock) wait(1); } \)

\hspace{1em} \text{set_lock} (&\text{mem_locker, mem-lock});

\hspace{1em} \text{startup}(\&\text{mem_locker, mem_addr_time + mem_read_time});

\hspace{1em} \text{data}^\ast \text{x.o} = \text{mem_read} \text{(data}^\ast \text{z.o); } \)

\hspace{1em} \text{data-state} = \text{ld\_ready; } \text{wait} \text{(mem_addr_time + mem_read_time); } \)

\}

This code is used in section 273.

278. (Check for a hit in pending writes 278) \( \equiv \)

\{ \text{octa} *m = \text{write_search} \text{(data, data}^\ast \text{z.o); } \)

\hspace{1em} \text{if (} m \equiv \text{DUNNO} \text{) wait(1); } \)

\hspace{1em} \text{if (} m \) { \}

\hspace{2em} \text{data}^\ast \text{x.o} = *m; \)

\hspace{2em} \text{data-state} = \text{ld\_ready; } \text{wait(1); } \)

\}

This code is used in section 273.
The requested octabyte will arrive sooner or later in data-x.o. Then a load instruction is almost done, except that we might need to massage the input a little bit.

(Special cases for states in later stages\textsuperscript{272}) +≡

\textbf{case } ld\_ready: if (self-lockloc) *(self-lockloc) = Λ, self-lockloc = Λ;

\hspace{1em} if (data-i ≥ st) goto finish_store;

\hspace{1em} switch (data-op) {  
\hspace{2em} case LDB \triangleright= 1: case LDBU \triangleright= 1:  
\hspace{3em} j = (data-z.o.l \& #7) \ll 3; i = 56; goto fin_ld;
\hspace{2em} case LDW \triangleright= 1: case LDWU \triangleright= 1:  
\hspace{3em} j = (data-z.o.l \& #6) \ll 3; i = 48; goto fin_ld;
\hspace{2em} case LDT \triangleright= 1: case LDTU \triangleright= 1:  
\hspace{3em} j = (data-z.o.l \& #4) \ll 3; i = 32;
\hspace{2em} fin_ld: data-x.o = shift_right(shift_left(data-x.o, j), i, data-op \& #2);
\hspace{1em} default: goto fin_ex;
\}

\textbf{case } LDHT \triangleright= 1: if (data-z.o.l \& 4) data-x.o.h = data-x.o.l;
\hspace{1em} data-x.o.l = 0; goto fin_ex;
\textbf{case } LDSF \triangleright= 1: if (data-z.o.l \& 4) data-x.o.h = data-x.o.l;
\hspace{1em} if ((data-x.o.h \& #7f800000) ≡ 0 \& (data-x.o.h \& #7fffff)) {  
\hspace{2em} data-x.o = load_sf(data-x.o.h);
\hspace{2em} data-state = 3; wait(denin_penalty);
\}
\hspace{1em} else data-x.o = load_sf(data-x.o.h); goto fin_ex;
\textbf{case } LDFTP \triangleright= 1: if ((data-x.o.l \& #1ff8) \neq page_n) data-x.o = zero_octa;
\hspace{1em} else data-x.o.l &= -(1 \ll 13);
\hspace{1em} goto fin_ex;
\textbf{case } LDFTE \triangleright= 1: if ((data-x.o.l \& #1ff8) \neq page_n) data-x.o = zero_octa;
\hspace{1em} else data-x.o = incr(oandn(data-x.o, page_mask), data-x.o.l \& #7);
\hspace{1em} data-x.o.h &= #ffff; goto fin_ex;
\textbf{case } UNSAVE \triangleright= 1: { Handle an internal UNSAVE when it’s time to load } 336);  
\}

(Special cases for states in later stages\textsuperscript{272}) +≡

\textbf{finish\_store: } data-state = st_ready;
\textbf{case } st\_ready: switch (data-i) {
\hspace{1em} case st: case pst: (Finish a store command\textsuperscript{281});
\hspace{1em} case syncd: data-b.o.l = (Dcache ? Dcache\_bb : 8192); goto do_syncd;
\hspace{1em} case syncid: data-b.o.l = (Icache ? Icache\_bb : 8192);
\hspace{2em} if (Dcache \& (unsigned int) Dcache\_bb < data-b.o.l) data-b.o.l = Dcache\_bb;
\hspace{2em} goto do_syncid;
\hspace{1em} default: ;
\}
281. Store instructions have an extra complication, because some of them need to check for overflow.

\[
\text{(Finish a store command 281)} \equiv \\
\text{data-x.addr} = \text{data-z.o}; \\
\text{if } (\text{data-b.p}) \text{ wait}(1); \\
\text{switch } (\text{data-op} \gg 1) \{ \\
\text{case STUNC } \gg 1: \text{ data-i = stunc; } \\
\text{default: data-x.o = data-b.o; goto fin_ex; } \\
\text{case STSF } \gg 1: \text{ set round; data-b.o.h = store_sf(data-b.o); } \\
\text{data-interrupt } |= \text{exceptions; } \\
\text{if } ((\text{data-b.o.h} \& \#7f800000) \equiv 0 \land (\text{data-b.o.h} \& \#7fffff)) \{ \\
\text{ if } (\text{data-z.o.l} \& 4) \text{ data-x.o.l = data-b.o.h; } \\
\text{else data-x.o.h = data-b.o.h; } \\
\text{data-state} = 3; \text{ wait(denout_penalty); } \\
\} \\
\text{case STHT } \gg 1: \text{ if } (\text{data-z.o.l} \& 4) \text{ data-x.o.l = data-b.o.h; } \\
\text{else data-x.o.h = data-b.o.h; } \\
\text{goto fin_ex; } \\
\text{case STB } \gg 1: \text{ case STBU } \gg 1: j = (\text{data-z.o.l} \& \#7) \ll 3; i = 56; \text{ goto fin_st; } \\
\text{case STW } \gg 1: \text{ case STWU } \gg 1: j = (\text{data-z.o.l} \& \#6) \ll 3; i = 48; \text{ goto fin_st; } \\
\text{case STT } \gg 1: \text{ case STTU } \gg 1: j = (\text{data-z.o.l} \& \#4) \ll 3; i = 32; \\
\text{fin_st: } \langle \text{Insert data-b.o into the proper field of data-x.o, checking for arithmetic exceptions if signed 282} \rangle; \\
\text{goto fin_ex; } \\
\text{case CSWAP } \gg 1: \langle \text{Finish a CSWAP 283} \rangle; \\
\text{case SAVE } \gg 1: \langle \text{Handle an internal SAVE when it’s time to store 342} \rangle; \\
\} \\
\]

This code is used in section 280.

282. \langle \text{Insert data-b.o into the proper field of data-x.o, checking for arithmetic exceptions if signed 282} \rangle \equiv 
\{
\text{octa mask; } \\
\text{if } (\neg(\text{data-op} \& 2)) \{ \text{octa before, after; } \\
\text{before} = \text{data-b.o; after} = \text{shift_right(shift_left(data-b.o, i), i, 0); } \\
\text{if } (\text{before.l} \neq \text{after.l} \lor \text{before.h} \neq \text{after.h}) \text{ data-interrupt } |= \text{V_BIT; } \\
\} \\
\text{mask} = \text{shift_right(shift_left(neg_one, i), j, 1); } \\
\text{data-b.o} = \text{shift_right(shift_left(data-b.o, i), j, 1); } \\
\text{data-x.o.h} \oplus= \text{mask.h} \& (\text{data-x.o.h} \oplus \text{data-b.o.h}); \\
\text{data-x.o.l} \oplus= \text{mask.l} \& (\text{data-x.o.l} \oplus \text{data-b.o.l}); \\
\} \\
\]

This code is used in section 281.
The CSWAP operation has four inputs ($X, Y, Z, rP$) as well as three outputs ($X, M_8[A], rP$). To keep from exceeding the capacity of the control blocks in our pipeline, we wait until this instruction reaches the hot seat, thereby allowing us non-speculative access to rP.

\[
\text{\{Finish a CSWAP 283\}} \equiv \\
\text{if (data \neq old_hot) wait(1);} \\
\text{if (data-x.o.h \equiv g[rP].o.h \land data-x.o.l \equiv g[rP].o.l) \{} \\
\text{data-a.o.l = 1; /* data-a.o.l is zero */} \\
\text{data-x.o = data-b.o;} \\
\text{\}} \\
\text{else \{} \\
\text{g[rP].o = data-x.o; /* data-a.o is zero */} \\
\text{if (verbose \& issue_bit) \{} \\
\text{printf("\nsetting rP="); printf(octa(g[rP].o)); printf("\n");} \\
\text{\}} \\
\text{data-i = cswap; /* cosmetic change, affects the trace output only */} \\
\text{goto fin_ex;} \\
\]
284. **The fetch stage.** Now that we’ve mastered the most difficult memory operations, we can relax and apply our knowledge to the slightly simpler task of filling the fetch buffer. Fetching is like loading/storing, except that we use the I-cache instead of the D-cache. It’s slightly simpler because the I-cache is read-only. Further simplifications would be possible if there were no PREGO instruction, because there is only one fetch unit. However, we want to implement PREGO with reasonable efficiency, in order to see if that instruction is worthwhile; so we include the complications of simultaneous I-cache and IT-cache readers, which we have already implemented for the D-cache and DT-cache.

The fetch coroutine is always present, as the one and only coroutine with stage number zero.

In normal circumstances, the fetch coroutine accesses a cache block containing the instruction whose virtual address is given by inst_ptr (the instruction pointer), and transfers up to fetch_max instructions from that block to the fetch buffer. Complications arise if the instruction isn’t in the cache, or if we can’t translate the virtual address because of a miss in the IT-cache. Moreover, inst_ptr is a spec variable whose value might not even be known; if inst_ptr.p is nonnull, we don’t know what to fetch.

(External variables 4) \[\equiv\]

**Extern spec inst_ptr:** /* the instruction pointer (aka program counter) */
Extern octa * fetched; /* buffer for incoming instructions */

285. The fetch coroutine usually begins a cycle in state fetch_ready, with the most recently fetched octabytes in positions fetch_lo, fetch_lo + 1, \ldots, fetch_hi - 1 of a buffer called fetched. Once that buffer has been exhausted, the coroutine reverts to state 0; with luck, the buffer might have more data by the time the next cycle rolls around.

(Global variables 20) \[\equiv\]

int fetch_lo, fetch_hi; /* the active region of that buffer */
coroutine fetch_co;
control fetch_ctl;

286. (Initialize everything 22) \[\equiv\]

fetch_co.ctl = &fetch_ctl;
fetch_co.name = "Fetch";
fetch_ctl.go.o.l = 4;
startup(&fetch_co, 1);

287. (Restart the fetch coroutine 287) \[\equiv\]

if (fetch_co.lockloc) *(fetch_co.lockloc) = \Lambda, fetch_co.lockloc = \Lambda;
unschedule(&fetch_co);
startup(&fetch_co, 1);

This code is used in sections 85, 160, 308, 309, and 316.
Some of the actions here are done not only by the fetcher but also by the first and second stages of a prego operation.

```c
#define wait_or_pass(t) 
  if (data-i ≡ prego) { pass_after(t); goto passit; } 
  else wait(t)

(Simulate an action of the fetch coroutine)
```

```c
#switch0: switch (data-state) {
  new_fetch: data-state = 0;
  case 0: (Wait, if necessary, until the instruction pointer is known)
    data-y.o = inst_ptr.o;
    data-state = 1; data-interrupt = 0; data-x.o = data-z.o = zero_octa;
  case 1: start_fetch: if (data-y.o.h & sign_bit)
    (Begin fetch with known physical address)
    if (ITcache-lock ∨ (j = get_reader(ITcache)) < 0) wait(1);
    startup(&ITcache-reader[j], ITcache-access_time);
    (Look up the address in the IT-cache, and also in the I-cache if possible)
    wait_or_pass(ITcache-access_time);
    (Other cases for the fetch coroutine)
}
```

This code is used in section 125.

```c
{Handle special cases for operations like prego and ldvts}
if (data-i ≡ prego) goto start_fetch;

See also section 352.
This code is used in section 266.
```

```c
{Wait, if necessary, until the instruction pointer is known}
if (inst_ptr.p)
  
  if (inst_ptr.p ≠ UNKNOWN_SPEC ∧ inst_ptr.p-known)
    inst_ptr.o = inst_ptr.pro, inst_ptr.p = Λ;
    wait(1);

This code is used in section 288.
```

```c
#define got_IT 19 /* state when IT-cache entry has been computed */
#define IT_miss 20 /* state when IT-cache doesn’t hold the key */
#define IT_hit 21 /* state when physical instruction address is known */
#define hit_and_miss 22 /* state when I-cache misses */
#define fetch_ready 23 /* state when instructions have been read */
#define got_one 24 /* state when a “preview” octabyte is ready */
```

```c
(look up the address in the IT-cache, and also in the I-cache if possible)
```

```c
p = cache_search(ITcache, trans_key(data-y.o));
if (~Icache ∨ Icache-lock ∨ (j = get_reader(Icache)) < 0) (Begin fetch without I-cache lookup)
  startup(&Icache-reader[j], Icache-access_time);
if (p) (Do a simultaneous lookup in the I-cache)
else data-state = IT_miss;
```

This code is used in section 288.
We assume that it is possible to look up a virtual address in the IT-cache at the same time as we look for a corresponding physical address in the I-cache, provided that the lower \( b + c \) bits of the two addresses are the same. (See the remarks about “page coloring,” when we made similar assumptions about the DT-cache and D-cache.)

(Do a simultaneous lookup in the I-cache 292) \( \equiv \)
\[
\begin{align*}
&\{ \\
&\quad \langle \text{Update IT-cache usage and check the protection bits 293} \rangle ; \\
&\quad \text{data} \cdot z.o = \text{phys_addr}(\text{data} \cdot y.o, p \cdot \text{data}[0]); \\
&\quad \text{if } (\text{Icache} \cdot b + \text{Icache} \cdot c > \text{page} \cdot s \land \\
&\qquad ((\text{data} \cdot y.o.l \oplus \text{data} \cdot z.o.l) \& ((\text{Icache} \cdot b < \text{Icache} \cdot c) - (1 < \text{page} \cdot s))) \text{ data-state } = \text{IT-hit}; \\
&\quad \star / \text{ spurious I-cache lookup } \star / \\
&\quad \text{else } \{ \\
&\quad \quad q = \text{cache_search(Icache, data} \cdot z.o); \\
&\quad \quad \text{if } (\neg (p \cdot \text{data}[0].l \& (\text{PX_BIT} \gg \text{PROT_OFFSET}))) \text{ goto bad_fetch}; \\
&\quad \quad \text{wait_or_pass(max(ITcache-access_time, Icache-access_time));} \\
&\quad \quad \star / \text{spurious I-cache lookup } \star /
\end{align*}
\]

This code is used in section 291.

(Update IT-cache usage and check the protection bits 293) \( \equiv \)
\[
\begin{align*}
p &= \text{use_and_fix(ITcache, p);} \\
\text{if } (\neg(p \cdot \text{data}[0].l \& (\text{PX_BIT} \gg \text{PROT_OFFSET}))) \text{ goto bad_fetch};
\end{align*}
\]

This code is used in sections 292 and 295.

At this point \( \text{inst_ptr.o} \) equals \( \text{data} \cdot y.o \).

(Copy the data from block \( q \) to \( \text{fetched} \) 294) \( \equiv \)
\[
\begin{align*}
&\text{if } (\text{data} \cdot i \neq \text{prego}) \{ \\
&\quad \text{for } (j = 0; j < \text{Icache-bb} \gg 3; j++) \text{ fetched[j] } = q \cdot \text{data}[j]; \\
&\quad \text{fetch_lo } = (\text{inst_ptr.o.l} \& (\text{Icache-bb} - 1)) \gg 3; \\
&\quad \text{fetch_hi } = \text{Icache-bb} \gg 3;
\end{align*}
\]

This code is used in sections 292 and 296.

(Begin fetch without I-cache lookup 295) \( \equiv \)
\[
\begin{align*}
&\{ \\
&\quad \text{if } (p) \{ \\
&\qquad \langle \text{Update IT-cache usage and check the protection bits 293} \rangle ; \\
&\qquad \text{data} \cdot z.o = \text{phys_addr}(\text{data} \cdot y.o, p \cdot \text{data}[0]); \\
&\qquad \text{data-state } = \text{IT-hit}; \\
&\quad \} \text{ else } \text{data-state } = \text{IT-miss}; \\
&\quad \text{wait_or_pass(ITcache-access_time);} \\
&\quad \star / \text{spurious I-cache lookup } \star /
\end{align*}
\]

This code is used in section 291.
296. \(\text{Begin fetch with known physical address 296} \equiv \)
\[
\text{if } (\text{data}\_i \equiv \text{prego} \land \neg(\text{data}\_\text{loc.h} \& \text{sign}\_\text{bit})) \text{ goto fin.ex;}
\]
\[
\text{data}\_\text{z.o} = \text{data-y.o}; \text{data}\_\text{z.o.h} = \text{sign}\_\text{bit};
\]
\[
\text{known}\_\text{phys}: \text{if } (\text{data}\_\text{z.o.h} \& \#\text{ffff0000}) \text{ goto bad_fetch;}
\]
\[
\text{if } (\neg \text{Icache}) \langle \text{Read from memory into fetched 297} \rangle
\]
\[
\text{if } (\text{Icache}\_\text{lock} \lor (j = \text{get_reader}(\text{Icache}) < 0) \{ \text{data-state} = \text{IT-hit}; \text{wait_or_pass}(1); \}
\]
\[
\text{startup}(\&\text{Icache}\_\text{reader}[j], \text{Icache}\_\text{access}\_\text{time}); \text{q} = \text{cache_search}(\text{Icache}, \text{data}\_\text{z.o});
\]
\[
\text{if } (\text{q}) \{ \text{q} = \text{use_and_fix}(\text{Icache}, \text{q}); \text{copy the data from block q to fetched 294); data-state = fetch\_\text{ready;}
\}
\]
\[
\text{else data-state = Ihit_and_miss; wait_or_pass(Icache-access_time);}
\]
\]
This code is used in section 288.

297. \(\text{Read from memory into fetched 297} \equiv \)
\[
\text{octa addr;}
\]
\[
\text{addr} = \text{data}\_\text{z.o};
\]
\[
\text{if } (\text{mem_lock}) \text{ wait(1); set_lock}(\&\text{mem_locker}, \text{mem_lock}); \text{startup}(\&\text{mem_locker}, \text{mem_addr}\_\text{time} + \text{mem_read}\_\text{time});
\]
\[
\text{addr.l} &= -(\text{bus}\_\text{words} \ll 3);
\]
\[
\text{fetched}[0] = \text{mem_read}(\text{addr}); \text{for } (j = 1; j < \text{bus}\_\text{words}; j++) \text{fetched}[j] = \text{mem_hash}[\text{last.h}].\text{chunk}[[\text{addr.l} \& \#\text{ffff}] \gg 3) + j];
\]
\[
\text{fetch.lo} = (\text{data}\_\text{z.o.l} \gg 3) \& (\text{bus}\_\text{words} - 1); \text{fetch_hi} = \text{bus}\_\text{words};
\]
\[
\text{data-state} = \text{fetch\_\text{ready;}} \text{wait}(\text{mem_addr}\_\text{time} + \text{mem_read}\_\text{time});
\]
\]
This code is used in section 296.
298. \{ Other cases for the fetch coroutine 298 \} ≡  
case IT\_miss: if (ITcache\_filler\_next) {  
  if (data\_i \equiv \text{prego}) goto fin\_ex; else wait(1); }  
  if (\text{no\_hardware\_PT} \lor page\_f) \{ Insert dummy instruction for page table emulation 302 \}  
p = alloc\_slot(ITcache, trans\_key(data\_y.o));  
  if (!p) /* hey, it was present after all */  
  {  
    if (data\_i \equiv \text{prego}) goto fin\_ex; else goto new\_fetch;  
  data\_ptr\_b = ITcache\_filler\_ctrl.\_ptr\_b = (\text{void}*) p;  
  ITcache\_filler\_ctrl.y.o = data\_y.o;  
  set\_lock(self, ITcache\_filler\_lock);  
  startup(&ITcache\_filler, 1);  
  data\_state = got\_IT;  
  if (data\_i \equiv \text{prego}) goto fin\_ex; else sleep;  
} case got\_IT: release\_lock(self, ITcache\_filler\_lock);  
  if (!\{(data\_z.o \& (PX\_BIT \gg PROT\_OFFSET))\}) goto bad\_fetch;  
  data\_z.o = phys\_addr(data\_y.o, data\_z.o);  
  fetch\_retry: data\_state = IT\_hit;  
} case IT\_hit: if (data\_i \equiv \text{prego}) goto fin\_ex; else goto known\_phys;  
} case Ihit\_and\_miss: \{ Try to get the contents of location data\_z.o in the I-cache 300 \};  

See also section 301.  
This code is used in section 288.

299. \{ Special cases for states in later stages 272 \} +≡  
case IT\_miss: case Ihit\_and\_miss: case IT\_hit: case fetch\_ready: goto switch0;  

300. \{ Try to get the contents of location data\_z.o in the I-cache 300 \} ≡  
  if (Icache\_filler\_next) goto fetch\_retry;  
  if ((\text{Scache} \land \text{Scache\_lock}) \lor (~\text{Scache} \land \text{mem\_lock})) goto fetch\_retry;  
  q = alloc\_slot(Icache, data\_z.o);  
  if (!q) goto fetch\_retry;  
  if (\text{Scache}) set\_lock(&Icache\_filler, Scache\_lock)  
 else set\_lock(&Icache\_filler, mem\_lock);  
  set\_lock(self, Icache\_filler\_lock);  
  data\_ptr\_b = Icache\_filler\_ctrl.\_ptr\_b = (\text{void}*) q;  
 Icache\_filler\_ctrl.y.o = data\_z.o;  
  startup(&Icache\_filler, Scache ? Scache\_access\_time : mem\_addr\_time);  
  data\_state = got\_one;  
  if (data\_i \equiv \text{prego}) goto fin\_ex; else sleep;  

This code is used in section 298.
The I-cache filler will wake us up with the octabyte we want, before it has filled the entire cache block. In that case we can fetch one or two instructions before the rest of the block has been loaded.

Other cases for the fetch coroutine:

```c
bad_fetch: if (data-\vec{i} \equiv \text{prego}) \text{goto fin_ex;}
  data-interrupt |\equiv\ \text{FX_BIT;}
swym_one: fetched[0].h = fetched[0].l = \text{SWYM} \ll 24;
  \text{goto fetch_one;}
\text{case got_one: fetched[0] = data-x.o; /* a "preview" of the new cache data */}
fetch_one: fetch_lo = 0; fetch_hi = 1;
  data-state = fetch_ready;
\text{case fetch_ready: if (self-lockloc) *(self-lockloc) = }\Lambda, \text{self-lockloc} = \Lambda;
  if (data-\vec{i} \equiv \text{prego}) \text{goto fin_ex;}
  for (j = 0; j < fetch_max; j++) {
    \text{register fetch *new_tail;}
    if (tail \equiv fetch_bot) new_tail = fetch_top;
    else new_tail = tail - 1;
    if (new_tail \equiv head) break; /* fetch buffer is full */
    (Install a new instruction into the tail position 304);
    tail = new_tail;
    if (sleepy) {
      sleepy = false; sleep;
    }
    inst_ptr.o = incr(inst_ptr.o, 4);
    if (fetch_lo \equiv fetch_hi) \text{goto new_fetch;}
  }
wait(1);
```

This code is used in section 298.

Insert dummy instruction for page table emulation:

```c
  \text{if (cache_search(ITEcache, trans_key(inst_ptr.o))) \text{goto new_fetch;}
  data-interrupt |\equiv\ \text{F_BIT;}
  sleepy = true;
  \text{goto swym_one;}
  }
```

This code is used in section 298.

Global variables:

```c
  bool sleepy; /* have we just emitted the page table emulation call? */
```

At this point we check for egregiously invalid instructions. (Sometimes the dispatcher will actually allow such instructions to occupy the fetch buffer, for internally generated commands.)

(Install a new instruction into the tail position 304):

```c
  tail=\text{inst_ptr.o;}
  if (inst_ptr.o.l \& 4) tail-inst = fetched[fetch_lo++].l;
else tail-inst = fetched[fetch_lo].h;
  tail-interrupt = data-interrupt;
  i = tail-inst \gg 24;
  if (i \geq \text{RESUME} \land i \leq \text{SYNC} \land (tail-inst \& \text{bad_inst_mask}[i - \text{RESUME}])) tail-interrupt |\equiv\ \text{B_BIT;}
  tail-noted = false;
  if (inst_ptr.o.l \equiv \text{breakpoint}.l \land inst_ptr.o.h \equiv \text{breakpoint}.h) \text{breakpoint_hit = true;}
```

This code is used in section 301.
The commands RESUME, SAVE, UNSAVE, and SYNC should not have nonzero bits in the positions defined here.

\[
\text{Global variables}\quad \equiv \\
\text{int } \text{bad\_inst\_mask}[4] = \{#fffffe, #ffff, #ffff00, #fffff8\};
\]

\[\]
306. Interrupts. The scariest thing about the design of a pipelined machine is the existence of interrupts, which disrupt the smooth flow of a computation in ways that are difficult to anticipate. Fortunately, however, the discipline of a reorder buffer, which forces instructions to be committed in order, allows us to deal with interrupts in a fairly natural way. Our solution to the problems of dynamic scheduling and speculative execution therefore solves the interrupt problem as well.

MMIX has three kinds of interrupts, which show up as bit codes in the interrupt field when an instruction is ready to be committed: H_BIT invokes a trip handler, for TRIP instructions and arithmetic exceptions; F_BIT invokes a forced-trap handler, for TRAP instructions and unimplemented instructions that need to be emulated in software; E_BIT invokes a dynamic-trap handler, for external interrupts like I/O signals or for internal interrupts caused by improper instructions. In all three cases, the pipeline control has already been redirected to fetch new instructions starting at the correct handler address by the time an interrupted instruction is ready to be committed.

307. Most instructions come to the following part of the program, if they have finished execution with any 1s among the eight trip bits or the eight trap bits.

If the trip bits aren’t all zero, we want to update the event bits of rA, or perform an enabled trip handler, or both. If the trap bits are nonzero, we need to hold onto them until we get to the hot seat, when they will be joined with the bits of rQ and probably cause an interrupt. A load or store instruction with nonzero trap bits will be nullified, not committed.

Underflow that is exact and not enabled is ignored, in accordance with the IEEE standard conventions. (This applies also to underflow triggered by RESUME_SET.)

```c
#define is_load_store(i) (i >= ld && i <= cswap)

HANDLE INTERRUPT AT END OF EXECUTION STAGE 307

if ((data-interrupt & #ff) \& is_load_store(data-i)) goto state.5;
    j = data-interrupt \& #ff00;
    data-interrupt = j;
    if ((j \& (U_BIT + X_BIT)) \equiv U_BIT \& \neg(data-ra.o.l \& U_BIT)) j \&= \neg U_BIT;
    data-arith_exc = (j \& \neg data-ra.o.l) >> 8;
    if (j \& data-ra.o.l) { Prepare for exceptional trip handler 308; }
    if (data-interrupt \& #ff) goto state.5;
```
§308. Since execution is speculative, an exceptional condition might not be part of the “real” computation. Indeed, the present coroutine might have already been deissued.

(Prepare for exceptional trip handler 308) ≡

\[
\begin{align*}
i &= \text{issued}_{\text{between}}(\text{data}, \text{cool})
\end{align*}
\]

if \((i < \text{deissues})\) goto die;

deissues = i;

old\_tail = tail = head; resuming = 0; /* clear the fetch buffer */

(Restart the fetch coroutine 287);

cool\_hist = data\_hist;

for \((i = j & \text{data-ra.o.l}, m = 16; -(i & D\_BIT); i <= 1, m += 16)\)

data\_arith\_exc \(= (j & \sim(\#10000 \gg (m \gg 4))) \gg 8; /* trips taken are not logged as events */

data\_go.o.h = \text{data-go.o}, inst\_ptr.p = \Lambda;

\]

data\_interrupt \(= \text{H\_BIT};

goto \text{state}_4;
\]

This code is used in section 307.

309. (Prepare to emulate the page translation 309) ≡

\[
\begin{align*}
i &= \text{issued}_{\text{between}}(\text{data}, \text{cool})
\end{align*}
\]

if \((i < \text{deissues})\) goto die;

deissues = i;

old\_tail = tail = head; resuming = 0; /* clear the fetch buffer */

(Restart the fetch coroutine 287);

cool\_hist = data\_hist;

inst\_ptr.p = UNKNOWN\_SPEC;

data\_interrupt \(= \text{F\_BIT};

goto \text{state}_4;
\]

This code is used in section 310.

310. We need to stop dispatching when calling a trip handler from within the reorder buffer, lest we issue an instruction that uses \(g[255]\) or \(rB\) as an operand.

(Prepare to emulate the page translation 266) +≡ emulate\_virt: (Prepare to emulate the page translation 309);

state\_4: data\_state = 4;

\[
\begin{align*}
\text{case 5: if (data \neq \text{old\_hot}) wait(1)}
\end{align*}
\]

if \((\text{data-interrupt} \& \text{F\_BIT}) \land \text{data-i} \neq \text{trap}\) \{

\[
\begin{align*}
\text{inst}\_ptr.o = g[rT].o, \text{inst}\_ptr.p = \Lambda; \\
\text{if (is-load-store(data-i)) nullifying = true;}
\end{align*}
\]

\[
\begin{align*}
\text{if (data-interrupt} \& \#ff) \{
\text{g[rQ].o.h} &= \text{data-interrupt} \& \#ff; \\
\text{new}_Q.h &= \text{data-interrupt} \& \#ff; \\
\text{if (verbose} \& \text{issue\_bit}) \{
\text{printf(\"_\text{Setting}_rQ=\"); print\_octa(g[rQ].o); printf(\"\n");}
\}
\}
\]

goto die;

\]
311. The instructions of the previous section appear in the switch for coroutine stage 1 only. We need to use them also in later stages.

(Special cases for states in later stages 272) +≡

case 4: goto state_4;
case 5: goto state_5;

312. (Special cases of instruction dispatch 117) +≡

case trap: if ((flags[sp] & X_is_dest_bit) ∧ cool-xx < cool_L ∧ cool-xx ≥ cool_L) goto increase_L;
if (¬q[rT].up-known ∨ ¬q[rJ].up-known) goto stall;
inst_ptr = specval(&q[rT]); /* traps and emulated ops */
cool-need_b = true, cool-b = specval(&g[255]);
case trip:
if (¬q[rJ].up-known) goto stall;
cool-ren_x = true, spec_install(&g[255], &cool-x);
cool-x.known = true, cool-x.o = q[rJ].up-o;
if (i ≡ trip) cool-go.o = zero_octa;
cool-ren_a = true, spec_install(&g[i ≡ trap ? rBB : rB], &cool-a); break;

313. (Cases for stage 1 execution 155) +≡

case trap: data-interrupt |= F_BIT; data-a.o = data-b.o; goto fin_ex;
case trip: data-interrupt |= H_BIT; data-a.o = data-b.o; goto fin_ex;

314. The following check is performed at the beginning of every cycle. An instruction in the hot seat can be externally interrupted only if it is ready to be committed and not already marked for tripping or trapping.

(For check for external interrupt 314) ≡
q[rI].o = incr(q[rI].o, -1);
if (q[rQ].o.l ≡ 0 ∧ q[rI].o.h ≡ 0) {
  q[rQ].o.l |= INTERVAL_TIMEOUT, new_Q.l |= INTERVAL_TIMEOUT;
  if (verbose & issue_bit) {
    printf("\nsetting_xQ="); print_octa(g[rQ].o); printf("\n");
  }
}

trying_to_interrupt = false;
if (((q[rQ].o.h & q[rK].o.h) ∨ (q[rQ].o.l & q[rK].o.l)) ∧ cool ∉ hot ∧ ¬(hot-interrupt & (E_BIT + F_BIT + H_BIT)) ∧ ¬(hot-i ≡ resum)) {
  if (hot-owner) trying_to_interrupt = true;
  else {
    hot-interrupt |= E_BIT;
    (Deissue all but the hottest command 316);
    inst_ptr.o = g[rTT].o; inst_ptr.p = Λ;
  }
}

This code is used in section 64.

315. (Global variables 20) +≡

bool trying_to_interrupt; /* encouraging interruptible operations to pause */
bool nullifying; /* stopping dispatch to nullify a load/store command */
316. It’s possible that the command in the hot seat has been deissued, but only if the simulator has done so at the user’s request. Otherwise the test ‘\(i \geq \text{deissues}\)’ here will always succeed. The value of cool_hist becomes flaky here. We could try to keep it strictly up to date, but the unpredictable nature of external interrupts suggests that we are better off leaving it alone. (It’s only a heuristic for branch prediction, and a sufficiently strong prediction will survive one-time glitches due to interrupts.)

\[
\langle \text{Deissue all but the hottest command } \rangle \equiv i = \text{issued}\_\text{between}(\text{hot, cool}); \\
\text{if } (i \geq \text{deissues}) \{ \\
\text{deissues} = i; \\
\text{tail} = \text{head}; \text{resuming} = 0; \quad /* \text{clear the fetch buffer} */ \\
(\text{Restart the fetch coroutine } 287); \\
\text{if } (\text{is}\_\text{load}\_\text{store}(\text{hot}\_i)) \text{ nullifying} = \text{true}; \\
\}
\]

This code is used in section 314.

317. Even though an interrupted instruction has officially been either “committed” or “nullified,” it stays in the hot seat for two or three extra cycles, while we save enough of the machine state to resume the computation later.

\[
\langle \text{Begin an interruption and break } \rangle \equiv \\
\{ \\
\text{if } (\neg(\text{hot}\_\text{interrupt} \& \text{H\_BIT})) \ g[rK].o = \text{zero}\_\text{octa}; \quad /* \text{trap} */ \\
\text{if } (((\text{hot}\_\text{interrupt} \& \text{H\_BIT}) \land \neg i \neq \text{trip}) \lor \\
(\text{hot}\_\text{interrupt} \& \text{F\_BIT}) \land \neg i \neq \text{trip}) \lor \\
(\text{hot}\_\text{interrupt} \& \text{E\_BIT})) \text{ doing}\_\text{interrupt} = 3, \text{suppress}\_\text{dispatch} = \text{true}; \\
\text{else } \text{doing}\_\text{interrupt} = 2; \quad /* \text{trip or trap started by dispatcher} */ \\
\text{break}; \\
\}
\]

This code is used in section 146.

318. If a memory failure occurs, we should set rF here, either in case 2 or case 1. The simulator doesn’t do anything with rF at present.

\[
\langle \text{Perform one cycle of the interrupt preparations } \rangle \equiv \\
\text{switch } (\text{doing}\_\text{interrupt}--) \{ \\
\text{case 3: } (\text{Set resumption registers } (rB, 255) \text{ or } (rBB, 255)) 319; \quad \text{break}; \\
\text{case 2: } (\text{Set resumption registers } (rW, rX) \text{ or } (rWW, rXX)) 320; \quad \text{break}; \\
\text{case 1: } (\text{Set resumption registers } (rY, rZ) \text{ or } (rYY, rZZ)) 321; \\
\text{if } (\text{hot} \equiv \text{reorder}\_\text{bot}) \text{ hot} = \text{reorder}\_\text{top}; \quad \text{else } \text{hot}--; \\
\text{break}; \\
\}
\]

This code is used in section 64.
319. (Set resumption registers (rB, §255) or (rBB, §255) 319) ≡

\[ j = \text{hot-interrupt} \& \text{H\_BIT}; \]
\[ g[j \oplus rB \oplus rBB].o = g[255].o; \]
\[ g[255].o = g[rJ].o; \]
\[ \text{if} \ (\text{verbose} \& \text{issue\_bit}) \{ \]
\[ \quad \text{printf("\_setting\_rB="\n"); printf\_octa(g[rB].o); } \]
\[ \} \text{ else } \{ \]
\[ \quad \text{printf("\_setting\_rBB="\n"); printf\_octa(g[rBB].o); } \]
\[ \} \]
\[ \text{printf ("\_\$255="\n"); printf\_octa(g[255].o); printf("\n"); } \]

This code is used in section 318.

320. Here’s where we manufacture the “ropcodes” for resumption.

\[ \#define 
\[ \text{RESUME\_AGAIN} \ 0 \ /\! \ repeat \ the \ command \ in \ rX \ as \ if \ in \ location \ rW \ - \ 4 \ *=/ \]
\[ \#define \text{RESUME\_CONT} \ 1 \ /\! \ same, \ but \ substitute \ rY \ and \ rZ \ for \ operands \ *=/ \]
\[ \#define \text{RESUME\_SET} \ 2 \ /\! \ set \ register \ X \ to \ rZ \ *=/ \]
\[ \#define \text{RESUME\_TRANS} \ 3 \ /\! \ install \ (rY, rZ) \ into \ IT\_cache \ or \ DT\_cache, \ then \ \text{RESUME\_AGAIN} \ */ \]
\[ \#define \text{pack\_bytes}(a, b, c, d) \ ((((( unasigned)(a \ \ll 8) + (b) \ \ll 8) + (c)) \ \ll 8) + (d) \]
\[ \]
\[ \text{(Set resumption registers (rW, rX)} \ or \ (rWW, rXX) \ 320) \]
\[ j = \text{pack\_bytes(hot-op, hot-xx, hot-yy, hot-zz);} \]
\[ \text{if} \ (\text{hot-interrupt} \& \text{H\_BIT}) \{ \]
\[ \quad \text{printf("\_setting\_rW="\n"); printf\_octa(g[rW].o); } \]
\[ \} \text{ else } \{ \]
\[ \quad \text{printf("\_setting\_rX="\n"); printf\_octa(g[rX].o); printf("\n"); } \]
\[ \}

This code is used in section 318.
321. \( \langle \text{Set resumption registers } (rY, rZ) \text{ or } (rYY, rZZ) \rangle \equiv \)

\[
\begin{align*}
j &= \text{hot-interrupt} \& H\_BIT; \\
\text{if} \ (\text{hot-interrupt} \& F\_BIT) \& \text{hot-op } &\equiv \text{SWYM} \Rightarrow g[rYY].o = \text{hot-go}.o; \\
\text{else} \ g[j] \? rY : rYY].o &= \text{hot-y}.o; \\
\text{if} \ (\text{hot-i }\equiv \text{st} \& \text{hot-i }\equiv \text{pst}) \Rightarrow g[j] \? rZ : rZZ].o &= \text{hot-x}.o; \\
\text{else} \ g[j] \? rZ : rZZ].o &= \text{hot-z}.o; \\
\text{if} \ (\text{verbose }\& \text{issue_bit}) \{ \\
\quad \text{if} \ (j) \{ \\
\quad \quad \text{printf(”\_setting_rY="); print_octa(g[rY].o);} \\
\quad \quad \text{printf(”\_rZ="); print_octa(g[rZ].o); printf(”\n“);} \\
\quad \} \\
\quad \text{else} \{ \\
\quad \quad \text{printf(”\_setting_rYY="); print_octa(g[rYY].o);} \\
\quad \quad \text{printf(”\_rZZ="); print_octa(g[rZZ].o); printf(”\n“);} \\
\quad \}
\}
\end{align*}
\]

This code is used in section 318.

322. Whew; we've successfully interrupted the computation. The remaining task is to restart it again, as transparently as possible.

The \texttt{RESUME} instruction waits for the pipeline to drain, because it has to do such drastic things. For example, an interrupt may be occurring at this very moment, changing the registers needed for resumption.

\texttt{(Special cases of instruction dispatch 117 ) } +\equiv

\begin{align*}
\text{case resume: if} \ (\text{cool }\neq \text{old_hot}) \ \text{goto stall;} \\
\Rightarrow \text{inst_ptr} = \text{specval}(&g[\text{cool-}\_\text{zz} \? rWW : rW]); \\
\text{if} \ (\neg (\text{cool-}\_\text{loc}.h \& \text{sign_bit})) \{ \\
\quad \text{if} \ (\text{cool-}\_\text{zz}) \Rightarrow \text{cool-}\_\text{interrupt }\equiv \text{K\_BIT}; \\
\quad \text{else if} \ (\text{inst_ptr}.h \& \text{sign_bit}) \Rightarrow \text{cool-}\_\text{interrupt }\equiv \text{P\_BIT}; \\
\}
\text{if} \ (\text{cool-}\_\text{interrupt}) \{ \\
\quad \text{inst_ptr}.o = \text{incr}(\text{cool-}\_\text{loc}.4); \text{ cool-i } = \text{noop}; \\
\} \text{else} \{ \\
\quad \text{cool-}\_\text{go}.o = \text{inst_ptr}.o; \\
\quad \text{if} \ (\text{cool-}\_\text{zz}) \{ \\
\quad \quad \text{(Magically do an I/O operation, if cool-loc is rT 372}); \\
\quad \quad \text{cool-}\_\text{ren_a } = \text{true, spec_install}(&g[\text{rK}], &\text{cool-a}); \\
\quad \quad \text{cool-a.known } = \text{true, cool-a.o }= g[255].o; \\
\quad \quad \text{cool-}\_\text{ren_x } = \text{true, spec_install}(&g[255], &\text{cool-x}); \\
\quad \quad \text{cool-x.known } = \text{true, cool-x.o }= g[\text{rBB}].o; \\
\}
\quad \text{cool-b } = \text{specval}(&g[\text{cool-}\_\text{zz} \? rXX : rX]); \\
\text{if} \ (\neg (\text{cool-b}.h \& \text{sign_bit})) \{ \text{Resume an interrupted operation 323} \}; \\
\} \text{break;}
\end{align*}
Here we set $\text{cool}^{-i} = \text{resum}$, since we want to issue another instruction after the \texttt{RESUME} itself. The restrictions on inserted instructions are designed to ensure that those instructions will be the very next ones issued. (If, for example, an \texttt{incgamma} instruction were necessary, it might cause a page fault and we’d lose the operand values for \texttt{RESUME_SET} or \texttt{RESUME_CONT}.)

A subtle point arises here: If \texttt{RESUME_TRANS} is being used to compute the page translation of virtual address zero, we don’t want to execute the dummy SWYM instruction from virtual address $-4$! So we avoid the SWYM altogether.

\begin{verbatim}
(Resume an interrupted operation 323) ≡
{
  cool-xx = cool-b.o.h $\gg$ 24, cool-i = resum;
  head-loc = incr(inst_ptr.a, $-4$);
  switch (cool-xx) {
    case RESUME_SET: cool-b.o.l = (SETH $\ll$ 24) + (cool-b.o.l $\&$ #ff0000);
    head-interrupt $\leftarrow$ cool-b.o.h $\&$ #ff00;
    resuming = 2;
    case RESUME_CONT: resuming += 1 + cool-xx;
      if $((\text{cool-b.o.l} \gg 24) \neq \text{#fa})$ { /* not syncd or syncid */
        m = cool-b.o.l $\gg$ 28;
        if $((\text{1} \ll m) \& \text{#8f30})$ goto bad_resume;
        m = (cool-b.o.l $\gg$ 16) $\&$ #ff;
        if $(m \geq \text{cool}_L \land m < \text{cool}_G)$ goto bad_resume;
    }
    case RESUME_AGAIN: resume_again: head-inst = cool-b.o.l;
      m = head-inst $\gg$ 24;
      if $(m \equiv \text{RESUME})$ goto bad_resume; /* avoid uninterruptible loop */
      if $((\neg \text{cool-xx} \land m \geq \text{RESUME} \land m \leq \text{SYNC} \land (head-inst \& bad_inst_mask[m - RESUME])))$
        head-interrupt $\leftarrow$ B_BIT;
        head-noted = false; break;
    case RESUME_TRANS: if (cool-xx) {
      cool-y = specval(&g [rYY]), cool-z = specval(&g [rZZ]);
      if $(((\text{cool-b.o.l} \gg 24) \neq \text{SWYM})$ goto resume_again;
      cool-i = resume; break; /* see “subtle point” above */
    }
    default: bad_resume: cool-interrupt $\leftarrow$ B_BIT, cool-i = noop;
      resuming = 0; break;
  }
}

This code is used in section 322.
\end{verbatim}
324. (Insert special operands when resuming an interrupted operation 324) \≡ 
{ 
  if (resuming & 1) { 
    cool\text{-}y = specval(&g[rY]);
    cool\text{-}z = specval(&g[rZ]);
  } else {
    cool\text{-}y = specval(&g[rYY]);
    cool\text{-}z = specval(&g[rZZ]);
  }
  if (resuming \geq 3) { /* RESUME_SET */
    cool\text{-}need\_ra = true, cool\text{-}ra = specval(&g[rA]);
  }
  cool\text{-}usage = false;
}

This code is used in section 103.

325. \#define do_resume_trans 17 /* state for performing RESUME\_TRANS actions */
(Cases for stage 1 execution 155) \≡
\begin{verbatim}
case resume: case resum: if (data\text{-}xx \neq RESUME\_TRANS) goto fin\_ex;
  data\text{-}ptr\_a = (void *)((data\text{-}b.o.l \gg 24) \equiv SWYM ? ITcache : DTcache);
  data\text{-}state = do_resume_trans;
  data\text{-}z.o = incr(oandn(data\text{-}z.o, page\_mask), data\text{-}z.o.l & 7);
  data\text{-}z.o.h &= *ffff;
  goto resume\_trans;
\end{verbatim}

326. (Special cases for states in the first stage 266) \equiv
\begin{verbatim}
case do_resume_trans: resume\_trans:
  { register cache *c = (cache *) data\text{-}ptr\_a;
    if (c\text{-}lock) wait(1);
    if (c\text{-}filler\_next) wait(1);
    p = alloc\_slot(c, trans\_key(data\text{-}y.o));
    if (p) {
      c\text{-}filler\_ctl\_ptr\_b = (void *) p;
      c\text{-}filler\_ctl\_y.o = data\text{-}y.o;
      c\text{-}filler\_ctl\_b.o = data\text{-}z.o;
      c\text{-}filler\_ctl\_state = 1;
      schedule(&c\text{-}filler, c\text{-}access\_time, 1);
    }
    goto fin\_ex;
  }
\end{verbatim}
327. Administrative operations. The internal instructions that handle the register stack simply reduce to things we already know how to do. (Well, the internal instructions for saving and unsaving do sometimes lead to special cases, based on data-op; for the most part, though, the necessary mechanisms are already present.)

\[\text{(Cases for stage 1 execution 155) } + \equiv \]

\text{case} noop: if \((\text{data-interrupt} \& \text{F\_BIT})\) \text{ goto emulate\_virt;}
\text{case incrl: case unsave: goto fin\_ex;}
\text{case jmp: case pushj: data-go.o = data-z.o; goto fin\_ex;}
\text{case save: if (data-\neg mem\_x)) goto fin\_ex;}
\text{case incgamma: case save: data-i = st; goto switch1;}
\text{case decgamma: case unsav: data-i = ld; goto switch1;}

328. We can GET special registers \(\geq 21\) (that is, rA, rF, rP, rW–rZ, or rWW–rZZ) only in the hot seat, because those registers are implicit outputs of many instructions. The same applies to rK, since it is changed by TRAP and by emulated instructions. Likewise, rQ must not be prematurely gotten.

\[\text{(Cases for stage 1 execution 155) } + \equiv \]

\text{case get: if (data-zz \geq 21 \vee data-zz \equiv rK \vee data-zz \equiv rQ) } \{
\text{if (data \neq old\_hot) wait(1); data-z.o = g[data-zz].o; }
\}\text{data-x.o = data-z.o; goto fin\_ex;}

329. A PUT is, similarly, delayed in the cases that hold dispatch\_lock. This program does not restrict the 1 bits that might be PUT into rQ, although the contents of that register can have drastic implications.

\[\text{(Cases for stage 1 execution 155) } + \equiv \]

\text{case put: if (data-xx \equiv 8 \vee (data-xx \geq 15 \land data-xx \leq 20)) } \{
\text{if (data \neq old\_hot) wait(1); switch (data-xx) } \{
\text{case rV: (Update the page variables 239); break;}
\text{case rQ: new_Q.h |\!= data-z.o.h \& \sim g[rQ].o.h; new_Q.l |\!= data-z.o.l \& \sim g[rQ].o.l; data-z.o.l |\!= new_Q.l; data-z.o.h |\!= new_Q.h; break;}
\text{case rL: if (data-z.o.h \neq 0) data-z.o.h = 0, data-z.o.l = g[rL].o.l; else if (data-z.o.l > g[rL].o.l) data-z.o.l = g[rL].o.l; default: break;}
\text{case rG: (Update rG 330); break; }
\}\text{else if (data-xx \equiv rA \land (data-z.o.h \neq 0 \vee data-z.o.l \geq \#40000))}
\text{data-interrupt |\!= B\_BIT, data-z.o.h = 0, data-z.o.l \&\!= \#3ffff; data-x.o = data-z.o; goto fin\_ex;}
\]
330. When rG decreases, we assume that up to \textit{commit\_max} marginal registers can be zeroed during each clock cycle. (Remember that we’re currently in the hot seat, and holding \textit{dispatch\_lock}.)

\[\text{(Update rG 330) } \equiv \]
\[
\text{if } (\text{data-}z.\text{o}.h \neq 0 \vee \text{data-}z.\text{o}.l \geq 256 \vee \text{data-}z.\text{o}.l < g[rL].o.l \vee \text{data-}z.\text{o}.l < 32) \\
\quad \text{data-interrupt } = \text{B\_BIT}, \text{data-}z.\text{o} = g[rG].o; \\
\text{else if } (\text{data-}z.\text{o}.l < g[rG].o.l) \{ \\
\quad \text{data-interim } = \text{true}; \quad /\ast \text{potentially interruptible } \ast/ \\
\quad \text{for } (j = 0; j < \text{commit\_max}; j++) \{ \\
\quad\quad g[rG].o.l--; \\
\quad\quad g[g[rG].o.l].o = \text{zero\_octa}; \\
\quad\quad \text{if } (\text{data-}z.\text{o}.l \equiv g[rG].o.l) \text{ break}; \\
\quad\} \\
\quad \text{if } (j \equiv \text{commit\_max}) \{ \\
\quad\quad \text{if } (\neg \text{trying\_to\_interrupt}) \text{ wait}(1); \\
\quad\} \text{ else } \text{data-interim } = \text{false}; \\
\}
\]

This code is used in section 329.

331. Computed jumps put the desired destination address into the \textit{go} field.

\[\text{(Cases for stage 1 execution 155) } +\equiv \]
\[
\text{case go: data-}x.\text{o} = \text{data-}go.\text{o}; \text{ goto add\_go; } \\
\text{case pop: data-}x.\text{o} = \text{data-}y.\text{o; } \\
\text{data-}y.\text{o} = \text{data-}b.\text{o}; \quad /\ast \text{move rJ to y field } \ast/ \\
\text{case pushgo: add\_go: data-}go.\text{o} = \oplus\text{(data-}y.\text{o, data-}z.\text{o); } \\
\text{if } (\neg \neg (\text{data-}go.\text{o}.\text{h \& sign\_bit}) \wedge \neg (\text{data-loc.h \& sign\_bit})) \text{ data-interrupt } = \text{P\_BIT}; \\
\text{data-go.\text{known } = \text{true}; goto fin\_ex; } \\
\]
The instruction UNSAVE z generates a sequence of internal instructions that accomplish the actual unsaving. This sequence is controlled by the instruction currently in the fetch buffer, which changes its X and Y fields until all global registers have been loaded. The first instructions of the sequence are UNSAVE 0, 0, z; UNSAVE 1, rZ, z – 8; UNSAVE 1, rY, z – 16; . . . ; UNSAVE 1, rB, z – 96; UNSAVE 2, 255, z – 104; UNSAVE 2, 254, z – 112; etc. If an interrupt occurs before these instructions have all been committed, the execution register will contain enough information to restart the process.

After the global registers have all been loaded, UNSAVE continues by acting rather like POP. An interrupt occurring during this last stage will find rS < rO; a context switch might then take us back to restoring the local registers again. But no information will be lost, even though the register from which we began unsaving has long since been replaced.

(Special cases of instruction dispatch 117) +≡
case unsave: if (cool-interrupt & B_BIT) cool-i = noop;
else {
    cool-interim = true;
    op = LDOU; /* this instruction needs to be handled by load/store unit */
    cool-i = unsav;
    switch (cool-xz) {
        case 0: if (cool-z.p) goto stall;
            (Set up the first phase of unsaving 334); break;
        case 1: case 2: (Generate an instruction to unsave g[yy] 333); break;
        case 3: cool-i = unsave, cool-interim = false, op = UNSAVE;
            goto pop-unsave;
        default: cool-interim = false, cool-i = noop, cool-interim |= B_BIT; break;
    }
}
break: /* this takes us to dispatch_done */

(Generate an instruction to unsave g[yy] 333) ≡
cool-ren_x = true, spec_install(&g[cool-yy], &cool-x);
new_O = new_S = incr(cool_O, -1);
cool-z.o = shift_left(new_O, 3);
cool-ptr_a = (void *) mem.up;
This code is used in section 332.

(Set up the first phase of unsaving 334) ≡
cool-ren_x = true, spec_install(&g[rG], &cool-x);
cool-ren_a = true, spec_install(&g[rA], &cool-a);
new_O = new_S = shift_right(cool-z.o, 3, 1);
cool-set_l = true, spec_install(&g[rL], &cool-rl);
cool-ptr_a = (void *) mem.up;
This code is used in section 332.

(Get ready for the next step of UNSAVE 335) ≡
switch (cool-xz) {
    case 0: head-inst = pack_bytes(UNSAVE, 1, rZ, 0); break;
    case 1: if (cool-yy ≡ rP) head-inst = pack_bytes(UNSAVE, 1, rR, 0);
        else if (cool-yy ≡ 0) head-inst = pack_bytes(UNSAVE, 2, 255, 0);
        else head-inst = pack_bytes(UNSAVE, 1, cool-yy − 1, 0); break;
    case 2: if (cool-yy ≡ cool_G) head-inst = pack_bytes(UNSAVE, 3, 0, 0);
        else head-inst = pack_bytes(UNSAVE, 2, cool-yy − 1, 0); break;
}
This code is used in section 81.
336. (Handle an internal UNSAVE when it’s time to load 336) \(\equiv\)

```c
if (data-xx \(\equiv\) 0) {
    data-a.o = data-x.o; data-a.o.h &*= \#ff0000; /* unsaved rA */
    data-x.o.l = data-x.o.h >> 24; data-x.o.h = 0; /* unsaved rG */
    if (data-a.o.h \&\& (data-a.o.l & \#ff0000)) {
        data-a.o.h = 0, data-a.o.l &*= \#fff0; data-interrupt |\= B_BIT;
    }
    if (data-x.o.l < 32) {
        data-x.o.l = 32; data-interrupt |\= B_BIT;
    }
}
goto fin_ex;
```

This code is used in section 279.

337. Of course SAVE is handled essentially like UNSAVE, but backwards.

(Special cases of instruction dispatch 117) \(\equiv\)

```c
case save: if (cool-xx < cool_G) cool-interrupt |\= B_BIT;
    if (cool-interrupt \& B_BIT) cool-i = noop;
else if (((cool_S.i = cool_O.i = cool_L = 1) \& ring_mask) \(\equiv\) 0)
    Insert an instruction to advance gamma 113
else {
    cool-interim = true;
    cool-i = sav;
    switch (cool-zz) {
    case 0: (Set up the first phase of saving 338); break;
    case 1: if (cool_O.i \(\ne\) cool_S.i) (Insert an instruction to advance gamma 113)
        cool-zz = 2; cool-yy = cool_G;
    case 2: case 3: (Generate an instruction to save g[yy] 339); break;
    default: cool-interim = false, cool-i = noop, cool-interrupt |\= B_BIT; break;
    }
}
```

break;

338. If an interrupt occurs during the first phase, say between two incgamma instructions, the value cool-zz = 1 will get things restarted properly. (Indeed, if context is saved and unsaved during the interrupt, many incgamma instructions may no longer be necessary.)

(Set up the first phase of saving 338) \(\equiv\)

```c
    cool-zz = 1;
    cool-ren_x = true, spec_install(&l[(cool_O.i + cool_L) \& ring_mask], &cool-x);
    cool-x.known = true, cool-x.o.h = 0, cool-x.o.l = cool_L;
    cool-set_l = true, spec_install(&g[rL], &cool-rl);
    new_O = incr(cool_O, cool_L + 1);
```

This code is used in section 337.

339. (Generate an instruction to save g[yy] 339) \(\equiv\)

```c
op = STOU; /* this instruction needs to be handled by load/store unit */
    cool-mem_x = true, spec_install(&mem, &cool-x);
    cool-z.o = shift_left(cool_O, 3);
    new_O = new_S = incr(cool_O, 1);
    if (cool-zz \(\equiv\) 3 \&\& cool-yy > rZ) (Do the final SAVE 340)
else cool-b = specval(&g[cool-yy]);
```

This code is used in section 337.
340. The final SAVE instruction not only stores rG and rA, it also places the final address in global register X.

(Do the final SAVE 340) ≡

```plaintext
{  cool-i = save;
  cool-interim = false;
  cool-ren_a = true, spec_install(&g[cool-xx], &cool-a);
}
```

This code is used in section 339.

341. (Get ready for the next step of SAVE 341) ≡

```plaintext
switch (cool-zz) {
  case 1: head-inst = pack_bytes(SAVE, cool-xx, 0, 1); break;
  case 2: if (cool-yy ≡ 255) head-inst = pack_bytes(SAVE, cool-xx, 0, 3);
          else head-inst = pack_bytes(SAVE, cool-xx, cool-yy + 1, 2); break;
  case 3: if (cool-yy ≡ rR) head-inst = pack_bytes(SAVE, cool-xx, rP, 3);
          else head-inst = pack_bytes(SAVE, cool-xx, cool-yy + 1, 3); break;
}
```

This code is used in section 81.

342. (Handle an internal SAVE when it’s time to store 342) ≡

```plaintext
{  if (data-interim) data-x.o = data-b.o;
  else {
    if (data ≠ old_hot) wait(1); /* we need the hottest value of rA */
    data-x.o.h = g[rG].o.l ≪ 24;
    data-x.o.l = g[rA].o.l;
    data-a.o = data-y.o;
  }
  goto fin_ex;
}
```

This code is used in section 281.
343. More register-to-register ops. Now that we’ve finished most of the hard stuff, we can relax and fill in the holes that we left in the all-register parts of the execution stages.

First let’s complete the fixed point arithmetic operations, by dispensing with multiplication and division.

(Cases to compute the results of register-to-register operation $\mu$) $+\equiv$

**case mulu**: $x.o = \mathrm{omult}(y.o, z.o)$

$\quad a.o = aux$

$\quad \text{goto quantify}_{ mul}$

**case mul**: $x.o = \mathrm{omult}(y.o, z.o)$

$\quad \text{if (overflow)} \quad \text{data-interrupt} | = \text{V_BIT}$

$\quad \text{quantify}_{ mul}$

$\quad \text{aux} = z.o$

$\quad \text{for } (j = \text{mul}0; aux.l \lor aux.h; j++) \quad aux = \text{shift}(aux, 8, 1)$

$\quad \text{data-i = j; break; \quad */ j is mul0 or mul1 or ... or mul8 */}$

**case divu**: $x.o = \mathrm{odiv}(b.o, y.o, z.o)$

$\quad a.o = aux$

$\quad \text{data-i = div; break;}$

**case div**: if $(x.o.l \equiv 0 \land x.o.h \equiv 0)$

$\quad \text{data-interrupt} | = \text{D_BIT}$

$\quad a.o = y.o$

$\quad \text{data-i = set; \quad */ divide by zero needn’t wait in the pipeline */}$

else

$\quad x.o = \text{signed_odiv}(y.o, z.o)$

$\quad \text{if (overflow) data-interrupt | = V_BIT}$

$\quad a.o = aux$

**break**

344. Next let’s polish off the bitwise and bytewise operations.

(Cases to compute the results of register-to-register operation $\mu$) $+\equiv$

**case sadd**: $x.o.l = \text{countBits}(y.o.h \& \sim z.o.h) + \text{countBits}(y.o.l \& \sim z.o.l)$

**break**

**case mor**: $x.o = \text{bool-mult}(y.o, z.o, \text{data-op} \& \#2)$

**break**

**case bdif**: $x.o.h = \text{byte-diff}(y.o.h, z.o.h)$

$\quad x.o.l = \text{byte-diff}(y.o.l, z.o.l)$

**break**

**case wdif**: $x.o.h = \text{wyde-diff}(y.o.h, z.o.h)$

$\quad x.o.l = \text{wyde-diff}(y.o.l, z.o.l)$

**break**

**case tdif**: if $(y.o.h > z.o.h)$

$\quad x.o.h = y.o.h - z.o.h$

**tdif_l**: if $(y.o.l > z.o.l)$

$\quad x.o.l = y.o.l - z.o.l$

**break**

**case odif**: if $(y.o.h > z.o.h)$

$\quad x.o = \ominus(y.o, z.o)$

**else if** $(y.o.h \equiv z.o.h) \quad \text{goto tdif}_l$

**break**


The conditional set (CS) instructions are, rather surprisingly, more difficult to implement than the zero set (ZS) instructions, although the ZS instructions do more. The reason is that dynamic instruction dependencies are more complicated with CS. Consider, for example, the instructions

\[ \text{LDO } x, a, b; \quad \text{FDIV } y, c, d; \quad \text{CSZ } y, x, 0; \quad \text{INCL } y, 1. \]

If the value of \( x \) is zero, the INCL instruction need not wait for the division to be completed. (We do not, however, abort the division in such a case; it might invoke a trip handler, or change the inexact bit, etc. Our policy is to treat common cases efficiently and to treat all cases correctly, but not to treat all cases with maximum efficiency.)

(Cases to compute the results of register-to-register operation 137) \( \equiv \)

\begin{verbatim}

case zset: if (register_truth(data-y.o, data-op)) data-x.o = data-z.o;
             /* otherwise data-x.o is already zero */
             goto fin_ex;

case cset: if (register_truth(data-y.o, data-op)) data-x.o = data-z.o, data-b.p = Λ;
   else if (data-b.p ≡ Λ) data-x.o = data-b.o;
   else {
      data-state = 0; data-need_b = true; goto switch1;
   } break;

\end{verbatim}

\]
Floating point computations are mostly handled by the routines in MMIX-ARITH, which record anomalous events in the global variable *exceptions*. But we consider the operation trivial if an input is infinite or NaN; and we may need to increase the execution time when subnormals are present.

```c
#define ROUND_OFF 1
#define ROUND_UP 2
#define ROUND_DOWN 3
#define ROUND_NEAR 4
#define is_subnormal (x.h & #7ff00000) ≡ 0 ∧ ((x.h & #ffffff) ∨ x.l))
#define is_trivial (x.h & #7ff00000) ≡ #7ff00000)
#define set_round cur_round = (data-ra.o.l < #10000 ? ROUND_NEAR : data-ra.o.l ≡ 16)

(Cases to compute the results of register-to-register operation 137} ) =

  case fadd: set_round; data-x.o = fplus(data-y.o, data-z.o);
  fin_bflot: if (is_subnormal(data-y.o)) data-denin = denin_penalty;
  fin_oflot: if (is_subnormal(data-x.o)) data-denout = denout_penalty;
  fin_flot: if (is_subnormal(data-z.o)) data-denin = denin_penalty;
  data-interrupt |= exceptions;
  if (is_trivial(data-y.o) ∨ is_trivial(data-z.o)) goto fin_ex;
  if (data-i ≡ fsqrt ∧ (data-z.o.h & sign_bit)) goto fin_ex;
  break;
  case fsub: data-a.o = data-z.o;
  if (fcomp(data-z.o, zero_octa) ≠ 2) data-a.o.h ≡ sign_bit;
  set_round; data-x.o = fplus(data-y.o, data-a.o);
  data-i = fadd; /* use pipeline times for addition */
  goto fin_bflot;
  case fmul: set_round; data-x.o = fmult(data-y.o, data-z.o); goto fin_bflot;
  case fdiv: set_round; data-x.o = fdivide(data-y.o, data-z.o); goto fin_bflot;
  case fsqrt: set_round; data-x.o = froot(data-z.o, data-y.o.l); goto fin_uflot;
  case fint: set_round; data-x.o = fintegerize(data-z.o, data-y.o.l); goto fin_uflot;
  case fix: set_round; data-x.o = fixit(data-z.o, data-y.o.l);
  if (data-op & #2) exceptions |= ~W_BIT; /* unsigned case doesn’t overflow */
  goto fin_flt;
  case flot: set_round; data-x.o = floatit(data-z.o, data-y.o.l, data-op & #2, data-op & #4);
  data-interrupt |= exceptions; break;
```

(Special cases of instruction dispatch 117) =+

```c
  case fsqrt: case fint: case fix: case flot: if (cool-y.o.l > 4) goto illegal_inst;
  break;
```
348.  (Cases to compute the results of register-to-register operation 137) +\equiv
\begin{verbatim}
case fcmp:  \quad j = fcomp(data-y.o, data-z.o);
            if (j < 0) \quad goto cmp_neg;
            if (j < 1) \quad goto cmp_pos;
            \quad \quad \quad case frem:  \quad if (is_trivial(data-y.o) \lor is_trivial(data-z.o)) {
\quad \quad \quad \quad data-x.o = fremstep(data-y.o, data-z.o, 2500);
\quad \quad \quad \quad data-interrupt |= exceptions;  \quad goto fin_ex;
\quad \quad }\quad \quad if ((self + 1)-next)  \quad wait(1);
\quad \quad data-interim = true;
\quad \quad j = 1;
\quad \quad if (is_subnormal(data-y.o) \lor is_subnormal(data-z.o)) \quad j += denin_penalty;
\quad \quad pass_after(j);
\quad \quad goto passit;
\end{verbatim}

349.  (External variables 4) +\equiv
\begin{verbatim}
Extern int frem_max;
Extern int denin_penalty, denout_penalty;
\end{verbatim}

350.  The floating point remainder operation is especially interesting because it can be interrupted when it's in the hot seat.
\begin{verbatim}
\end{verbatim}

351.  (Begin execution of a stage-two operation 351) +\equiv
\begin{verbatim}
j = 1;
if (data-i \equiv frem) {
    data-x.o = fremstep(data-y.o, data-z.o, frem_max);
    if (exceptions & E_BIT) {
        data-y.o = data-x.o;
        if (trying_to_interrupt \land data \equiv old_hot) \quad goto fin_ex;
    } else {
        data-state = 3;
        data-interim = false;
        data-interrupt |= exceptions;
        if (is_subnormal(data-x.o)) \quad j += denout_penalty;
    }
    wait(j);
}
\end{verbatim}

This code is used in section 135.
352. System operations. Finally we need to implement some operations for the operating system; then the hardware simulation will be done!

A LDVTS instruction is delayed until it reaches the hot seat, because it changes the IT and DT caches. The operating system should use SYNC after LDVTS if the effects are needed immediately; the system is also responsible for ensuring that the page table permission bits agree with the LDVTS permission bits when the latter are nonzero. (Also, if write permission is taken away from a page, the operating system must have previously used SYNCD to write out any dirty bytes that might have been cached from that page; SYNCD will be inoperative after write permission goes away.)

(Handler special cases for operations like prego and ldvts)

if (data-i \equiv ldvts)  \langle \text{ Do stage 1 of LDVTS } \rangle

353.  \langle \text{ Do stage 1 of LDVTS } \rangle ≡

\{  
if (data \neq \text{ old_hot}) \text{ wait}(1);  
if (DTcache-lock \lor (j = \text{get_reader}(DTcache)) < 0) \text{ wait}(1); \text{ startup}(&\text{DTcache-reader}[j], DTcache-access_time);  
data-z.o.h = 0, data-z.o.l = data-y.o.l \& 7;  
p = \text{cache_search}(DTcache, data-y.o); \quad \text{ /* N.B.: Not trans_key(data-y.o) */}
if (p)  
  \{  
data-x.o.l = 2;  
  if (data-z.o.l)  
    \{  
p = \text{use_and_fix}(DTcache, p);  
p-data[0].l = (p-data[0].l \& -8) + data-z.o.l;  
    \}  
  else  
    \{  
p = \text{demote_and_fix}(DTcache, p);  
p-tag.h | sign_bit; \quad \text{ /* invalidate the tag */}
    \}  
  \}  
\text{pass_after}(DTcache-access_time); \text{ goto passit};  
\}

This code is used in section 352.

354. (Special cases for states in later stages) +≡

\text{case ld_st_launch: if } (ITcache-lock \lor (j = \text{get_reader}(ITcache)) < 0) \text{ wait}(1); \text{ startup}(&\text{ITcache-reader}[j], ITcache-access_time);  
p = \text{cache_search}(ITcache, data-y.o); \quad \text{ /* N.B.: Not trans_key(data-y.o) */}
if (p)  
  \{  
data-x.o.l |= 1;  
  if (data-z.o.l)  
    \{  
p = \text{use_and_fix}(ITcache, p);  
p-data[0].l = (p-data[0].l \& -8) + data-z.o.l;  
    \}  
  else  
    \{  
p = \text{demote_and_fix}(ITcache, p);  
p-tag.h | sign_bit; \quad \text{ /* invalidate the tag */}
    \}  
  \}  
data-state = 3; \text{ wait}(ITcache-access_time);  

The SYNC operation interacts with the pipeline in interesting ways. SYNC 0 and SYNC 4 are the simplest; they just lock the dispatch and wait until they get to the hot seat, after which the pipeline has drained. SYNC 1 and SYNC 3 put a “barrier” into the write buffer so that subsequent store instructions will not merge with previous stores. SYNC 2 and SYNC 3 lock the dispatch until all previous load instructions have left the pipeline. SYNC 5, SYNC 6, and SYNC 7 remove things from caches once they get to the hot seat.

(Special cases of instruction dispatch)

```c
if (cool- zz > 3) {
    if (~ (cool-loc.h & sign_bit) goto privileged_inst;
    if (cool- zz == 4) freeze_dispatch = true;
} else {
    if (cool- zz != 1) freeze_dispatch = true;
    if (cool- zz & 1) cool-mem_x = true, spec_install(&mem, &cool-x);
} break;
```

This code is used in section 356.

Perhaps the delay should be longer here.

(Zap the translation caches)

```c
if (DTcache-lock ∨ (j = get_reader(DTcache)) < 0) wait(1);
startup(&DTcache-reader[j], DTcache-access_time);
set_lock(self, DTcache-lock);
zap_cache(DTcache);
data-state = 10; wait(DTcache-access_time);
```

This code is used in section 356.
\section{MMIX-PIPE SYSTEM OPERATIONS}

359. \{(Zap the instruction and data caches \textit{359}) \equiv
\begin{align*}
\text{if } (\neg Icache) & \{ \\
& \text{data-state} = 11; \textbf{goto} \ switch 1; \\
\}
\text{if } (Icache-lock \lor (j = get\_reader(Icache)) < 0) \ \text{wait}(1); \\
\text{startup}(&Icache-reader[j], Icache-access\_time); \\
\text{set\_lock}(self, Icache-lock); \\
\text{zap\_cache}(Icache); \\
& \text{data-state} = 11; \text{wait}(Icache-access\_time);
\}
\end{align*}
\}
\begin{align*}
\text{This code is used in section \textbf{356}.}
\end{align*}

360. \{(Special cases for states in the first stage \textit{266}) \equiv
\begin{align*}
\text{case 10: if } (self-lockloc) *(self-lockloc) = \Lambda, self-lockloc = \Lambda; \\
& \text{if } (ITcache-lock \lor (j = get\_reader(ITcache)) < 0) \ \text{wait}(1); \\
& \text{startup}(&ITcache-reader[j], ITcache-access\_time); \\
& \text{set\_lock}(self, ITcache-lock); \\
& \text{zap\_cache}(ITcache); \\
& \text{data-state} = 3; \text{wait}(ITcache-access\_time); \\
\}
\text{case 11: if } (self-lockloc) *(self-lockloc) = \Lambda, self-lockloc = \Lambda; \\
& \text{if } (wbuf\_lock) \ \text{wait}(1); \\
& \text{write\_head} = \text{write\_tail}, \text{write\_ctl.state} = 0; \quad /* \text{zap the write buffer */}
\text{if } (\neg Dcache) \{ \\
& \text{data-state} = 12; \textbf{goto} \ switch 1; \\
\}
\text{if } (Dcache-lock \lor (j = get\_reader(Dcache)) < 0) \ \text{wait}(1); \\
\text{startup}(&Dcache-reader[j], Dcache-access\_time); \\
\text{set\_lock}(self, Dcache-lock); \\
\text{zap\_cache}(Dcache); \\
& \text{data-state} = 12; \text{wait}(Dcache-access\_time); \\
\}
\text{case 12: if } (self-lockloc) *(self-lockloc) = \Lambda, self-lockloc = \Lambda; \\
& \text{if } (\neg Scache) \textbf{goto} \textbf{fin\_ex}; \\
& \text{if } (Scache-lock) \ \text{wait}(1); \\
& \text{set\_lock}(self, Scache-lock); \\
\text{zap\_cache}(Scache); \\
& \text{data-state} = 3; \text{wait}(Scache-access\_time);
\end{align*}
\}
\begin{align*}
\text{361. (Clean the data caches \textit{361}) \equiv}
\begin{align*}
\text{if } (self-lockloc) *(self-lockloc) = \Lambda, self-lockloc = \Lambda; \\
\quad \text{(Wait till write buffer is empty \textit{362});}
\text{if } (clean\_co.next \lor clean\_lock) \ \text{wait}(1); \\
\text{set\_lock}(self, clean\_lock); \\
\text{clean\_ctl.i} = \text{sync}; \text{clean\_ctl.state} = 0; \text{clean\_ctl.x.o.h} = 0; \\
\text{startup}(&clean\_co, 1); \\
\text{data-state} = 13; \\
\text{data-interim} = \text{true}; \\
\text{wait}(1);
\end{align*}
\end{align*}
\begin{align*}
\text{This code is used in section \textbf{356}.}
\end{align*}
362. (Wait till write buffer is empty)
\[
\text{if } (\text{write\_head} \neq \text{write\_tail}) \{
\hspace{1em}
\text{if } (\neg \text{speed\_lock}) \hspace{0.5em} \text{set\_lock}(\text{self}, \text{speed\_lock});
\hspace{1em}
\text{wait}(1);
\}
\]
This code is used in sections 361 and 364.

363. The cleanup process might take a huge amount of time, so we must allow it to be interrupted.
(Servicing the interruption might, of course, put more stuff into the cache.)
\[
\text{(Special cases for states in the first stage)}
\]
\[
\text{case 13: if } (\neg \text{clean\_co\_next}) \{
\hspace{1em}
\text{data\_interim} = \text{false}; \text{ goto fin\_ex; } \hspace{0.5em} \text{ /* it’s done! */}
\}
\]
\[
\text{if } (\text{trying\_to\_interrupt}) \text{ goto fin\_ex; } \hspace{0.5em} \text{ /* accept an interruption */}
\text{ wait}(1);
\]
364. Now we consider SYNCD and SYNCID. When control comes to this part of the program, data-y.o is a virtual address and data-z.o is the corresponding physical address; data-xx + 1 is the number of bytes we are supposed to be syncing; data-b.o.l is the number of bytes we can handle at once (either Icache-bb or Dcache-bb or 8192).

We need a more elaborate scheme to implement SYNCD and SYNCID than we have used for the “hint” instructions PRELD, PREGO, and PREST, because SYNCD and SYNCID are not merely hints. They cannot be converted into a sequence of cache-block-size commands at dispatch time, because we cannot be sure that the starting virtual address will be aligned with the beginning of a cache block. We need to realize that the bytes specified by SYNCD or SYNCID might cross a virtual page boundary—possibly with different protection bits on each page. We need to allow for interrupts. And we also need to keep the fetch buffer empty until a user’s SYNCD has completely brought the memory up to date.

(Special cases for states in later stages 272) +≡
do-syncid: data-state = 30;

case 30: if (data ≠ old_hot) wait(1);
  if (!Icache) {
    data-state = (data-loc.h & sign_bit ? 31 : 33); goto switch2;
  }
  (Clean the I-cache block for data-z.o, if any 365);
  data-state = (data-loc.h & sign_bit ? 31 : 33); wait(Icache-access_time);

case 31: if (self-lockloc) *(self-lockloc) = Λ, self-lockloc = Λ;
  (Wait till write buffer is empty 362);
  if (((data-b.o.l - 1) & data-y.o.l) < data-xx) data-interim = true;
  if (!Dcache) goto next_sync;
  (Clean the D-cache block for data-z.o, if any 366);
  data-state = 32; wait(Dcache-access_time);

case 32: if (self-lockloc) *(self-lockloc) = Λ, self-lockloc = Λ;
  if (!Scache) goto next_sync;
  (Clean the S-cache block for data-z.o, if any 367);
  data-state = 35; wait(Scache-access_time);

do-syncd: data-state = 33;

case 33: if (data ≠ old_hot) wait(1);
  if (self-lockloc) *(self-lockloc) = Λ, self-lockloc = Λ;
  (Wait till write buffer is empty 362);
  if (((data-b.o.l - 1) & data-y.o.l) < data-xx) data-interim = true;
  if (!Dcache) {
    if (data-i ≡ syncd) goto fin-ex; else goto next_sync; }
  (Use cleanup on the cache blocks for data-z.o, if any 368);
  data-state = 34;

case 34: if (!clean_co.next) goto next_sync;
  if (timeout_to_interrupt ∧ data-interim ∧ data ≡ old_hot) {
    data-z.o = zero_octa; /* anticipate RESUME_CONT */
    goto fin-ex; /* accept an interruption */
  }
  wait(1);
next_sync: data-state = 35;

case 35: if (self-lockloc) *(self-lockloc) = Λ, self-lockloc = Λ;
  if (data-interim) (Continue this command on the next cache block 369);
  data-go-known = true;
  goto fin-ex;
365. \{ Clean the I-cache block for data-z.o, if any \} \equiv
   \text{if (Icache-lock} \lor (j = \text{get_reader(Icache)} < 0) \text{ wait(1);}
   \text{startup(&Icache-reader[j], Icache-access_time);
   set_lock(self, Icache-lock);
   p = cache_search(Icache, data-z.o);
   if (p) {
      demote_and_fix(Icache, p);
      clean_block(Icache, p);
   }}

This code is used in section 364.

366. \{ Clean the D-cache block for data-z.o, if any \} \equiv
   \text{if (Dcache-lock} \lor (j = \text{get_reader(Dcache)} < 0) \text{ wait(1);}
   \text{startup(&Dcache-reader[j], Dcache-access_time);
   set_lock(self, Dcache-lock);
   p = cache_search(Dcache, data-z.o);
   if (p) {
      demote_and_fix(Dcache, p);
      clean_block(Dcache, p);
   }}

This code is used in section 364.

367. \{ Clean the S-cache block for data-z.o, if any \} \equiv
   \text{if (Scache-lock) wait(1);}
   \text{set_lock(self, Scache-lock);
   p = cache_search(Scache, data-z.o);
   if (p) {
      demote_and_fix(Scache, p);
      clean_block(Scache, p);
   }}

This code is used in section 364.

368. \{ Use cleanup on the cache blocks for data-z.o, if any \} \equiv
   \text{if (clean_co.next} \lor \text{clean_lock) wait(1);}
   \text{set_lock(self, clean_lock);
   clean_ctl.i = synced;
   clean_ctl.state = 4;
   clean_ctl.xo.h = data-loc.h \& sign_bit;
   clean_ctl.z.o = data-z.o;
   schedule(&clean_co, 1, 4);

This code is used in section 364.
369. We use the fact that cache block sizes are divisors of 8192.

(Continue this command on the next cache block 369) \(\equiv\)

\[
\text{data-interim} \equiv \text{false;}
\text{data}\_\text{xx} \equiv ((\text{data-}\text{b.o.l} - 1) \& \neg \text{data-}\text{y.o.l}) + 1;
\text{data}\_\text{y.o} \equiv \text{incr}(\text{data-y.o, data}\_\text{b.o.l});
\text{data}\_\text{y.o.l} \equiv \neg \text{data}\_\text{b.o.l};
\text{data}\_\text{z.o.l} \equiv (\text{data}\_\text{z.o.l} \& \neg 8192) + (\text{data}\_\text{y.o.l} \& 8191);
\text{if} \ (\text{data}\_\text{y.o.l} \& 8191) \equiv 0 \text{ goto square_one; } /* maybe crossed a page boundary */
\text{if} \ (\text{data-i} \equiv \text{syncd}) \text{ goto do}\_\text{syncd}; \text{ else goto do}\_\text{syncid};
\]

This code is used in section 364.

370. If the first page lacks proper protection, we still must try the second, in the rare case that a page boundary is spanned.

(Special cases for states in later stages 272) \(\equiv\)

\[\text{sync_check: if} \ ((\text{data-}\text{y.o.l} \oplus (\text{data-}\text{y.o.l} + \text{data}\_\text{xx})) \geq 8192) \{\]
\[\text{data}\_\text{xx} \equiv (8191 \& \neg \text{data-}\text{y.o.l}) + 1;
\text{data}\_\text{y.o} \equiv \text{incr}(\text{data-y.o, 8192});
\text{data}\_\text{y.o.l} \equiv \neg 8192;
\text{goto square_one;}
\]
\[\text{goto fin}\_\text{ex};\]
371. Input and output. We’re done implementing the hardware, but there’s still a small matter of software remaining, because we sometimes want to pretend that a real operating system is present without actually having one loaded. This simulator therefore implements a special feature: If RESUME 1 is issued in location rT, the ten special I/O traps of MMIX-SIM are performed instantaneously behind the scenes.

Of course all claims of accurate simulation go out the door when this feature is used.

```c
#define max_sys_call Ftell

{ Type definitions 11 } +≡
typedef enum {
    Halt, Fopen, Fclose, Fread, Fgets, Fgetws, Furite, Fputs, Fputws, Fseek, Ftell
} sys_call;

372. { Magically do an I/O operation, if cool-loc is rT 372 } ≡
if (cool-loc.l ≡ g[rT].o.l ∧ cool-loc.h ≡ g[rT].a.h) {
    register unsigned char yy, zz;
    octa ma, mb;
    if (g[rXX].o.l & #ffff0000) goto magic_done;
    yy = g[rXX].o.l ≡ 8, zz = g[rXX].o.l & #ff;
    if (yy > max_sys_call) goto magic_done;
    (Prepare memory arguments ma = M[a] and mb = M[b] if needed 380);
    switch (yy) {
    case Halt: { Either halt or print warning 373 }; break;
    case Fopen: g[rBB].o = mmix_fopen(zz, mb, ma); break;
    case Fclose: g[rBB].o = mmix_fclose(zz); break;
    case Fread: g[rBB].o = mmix_fread(zz, mb, ma); break;
    case Fgets: g[rBB].o = mmix_fgets(zz, mb, ma); break;
    case Fgetws: g[rBB].o = mmix_fgetws(zz, mb, ma); break;
    case Furite: g[rBB].o = mmix_furite(zz, mb, ma); break;
    case Fputs: g[rBB].o = mmix_fputs(zz, g[rBB].o); break;
    case Fputws: g[rBB].o = mmix_fputws(zz, g[rBB].o); break;
    case Fseek: g[rBB].o = mmix_fseek(zz, g[rBB].o); break;
    case Ftell: g[rBB].o = mmix_ftell(zz); break;
    }
    magic_done: g[255].o = neg_one;  /* this will enable interrupts */
}
```

This code is used in section 322.

373. { Either halt or print warning 373 } ≡
if (¬zz) halted = true;
else if (zz ≡ 1) {
    octa trap_loc;
    trap_loc = incr (g[rWW].o, -4);
    if (¬(trap_loc.h ∨ trap_loc.l ≡ #f0)) print_trip_warning (trap_loc.l ≡ 4, incr (g[rW].o, -4));
}

This code is used in section 372.

374. { Global variables 20 } +≡
char arg_count[] = {1, 3, 1, 3, 3, 3, 2, 2, 2, 1};

375. The input/output operations invoked by TRAPs are done by subroutines in an auxiliary program module called MMIX-IO. Here we need only declare those subroutines, and write three primitive interfaces on which they depend.
§376. (Global variables 20) +≡

extern octa mmix_fopen ARGS((unsigned char, octa, octa));
extern octa mmix_fclose ARGS((unsigned char));
extern octa mmix_fread ARGS((unsigned char, octa, octa));
extern octa mmix_fgets ARGS((unsigned char, octa, octa));
extern octa mmix_fwrite ARGS((unsigned char, octa, octa));
extern octa mmix_fputs ARGS((unsigned char, octa));
extern octa mmix_fputws ARGS((unsigned char, octa, octa));
extern octa mmix_fseek ARGS((unsigned char, octa, octa));
extern octa mmix_ftell ARGS((unsigned char, octa));
extern void print_trip_warning ARGS((int, octa));

377. (Internal prototypes 13) +≡

int mmgetchars ARGS((char *, int, octa, int));
void mmputchars ARGS((unsigned char *, int, octa));
char stdin_chr ARGS((void));
octa magic_read ARGS((octa));
void magic_write ARGS((octa, octa));

378. We need to cut through all the complications of buffers and caches in order to do magical I/O. The magic_read routine finds the current octabyte in a given physical address by looking at the write buffer, D-cache, S-cache, and memory until finding it.

(Subroutines 14) +≡

occt magic_read(addr)
  occt addr;
  {
    register write_node *q;
    register cacheblock *p;
    for (q = write_tail; ; ) {
      if (q == write_head) break;
      if (q == wbuf_top) q = wbuf_bot; else q++;
      if ((q->addr.l & -8) ≡ (addr.l & -8) ∧ q->addr.h ≡ addr.h) return q-o;
    }
    if (Dcache)
      p = cache_search(Dcache, addr);
    if (p) return p-data[(addr.l & (Dcache-bb - 1)) >> 3];
    if (((Dcache-outbuf.tag.l ⊕ addr.l) & -Dcache-bb) ≡ 0 ∧ Dcache-outbuf.tag.h ≡ addr.h)
      return Dcache-outbuf.data[(addr.l & (Dcache-bb - 1)) >> 3];
    if (Scache)
      p = cache_search(Scache, addr);
    if (p) return p-data[(addr.l & (Scache-bb - 1)) >> 3];
    if (((Scache-outbuf.tag.l ⊕ addr.l) & -Scache-bb) ≡ 0 ∧ Scache-outbuf.tag.h ≡ addr.h)
      return Scache-outbuf.data[(addr.l & (Scache-bb - 1)) >> 3];
  }
  return mem_read(addr);
The \textit{magic\_write} routine changes the octabyte in a given physical address by changing it wherever it appears in a buffer or cache. Any “dirty” or “least recently used” status remains unchanged. (Yes, this is magic.)

(Subroutines 14) \texttt{§379}

\begin{verbatim}
void magic_write(addr, val)
    octa addr, val;
{
    register write_node *q;
    register cacheblock *p;
    for (q = write_fail; ; ) {
        if (q == write_head) break;
        if (q == wbuf_top) q = wbuf_bot; else q++;
        if ((q-addr.l & -8) \&\& q-addr.h \&\& addr.h) q-o = val;
    }
    if (Dcache) {
        p = cache_search(Dcache, addr);
        if (p) p-data[(addr.l & (Dcache-bb-1)) \&\& 3] = val;
        if (((Dcache-inbuf.tag.l \&\& addr.l) \&\& -Dcache-bb) \&\& 0 \&\& Dcache-inbuf.tag.h \&\& addr.h)
            Dcache-inbuf.data[(addr.l & (Dcache-bb-1)) \&\& 3] = val;
        if (((Dcache-outbuf.tag.l \&\& addr.l) \&\& -Dcache-bb) \&\& 0 \&\& Dcache-outbuf.tag.h \&\& addr.h)
            Dcache-outbuf.data[(addr.l & (Dcache-bb-1)) \&\& 3] = val;
    }
    if (Scache) {
        p = cache_search(Scache, addr);
        if (p) p-data[(addr.l & (Scache-bb-1)) \&\& 3] = val;
        if (((Scache-inbuf.tag.l \&\& addr.l) \&\& -Scache-bb) \&\& 0 \&\& Scache-inbuf.tag.h \&\& addr.h)
            Scache-inbuf.data[(addr.l & (Scache-bb-1)) \&\& 3] = val;
        if (((Scache-outbuf.tag.l \&\& addr.l) \&\& -Scache-bb) \&\& 0 \&\& Scache-outbuf.tag.h \&\& addr.h)
            Scache-outbuf.data[(addr.l & (Scache-bb-1)) \&\& 3] = val;
    }
    mem_write(addr, val);
}
\end{verbatim}

The conventions of our imaginary operating system require us to apply the trivial memory mapping in which segment \(i\) appears in a \(2^{32}\)-byte page of physical addresses starting at \(2^{32}i\).

(Prepare memory arguments \(ma = M[a]\) and \(mb = M[b]\) if needed \texttt{§380}) \equiv

\begin{verbatim}
if (arg_count[yy] \&\& 3) {
    octa arg_loc;
    arg_loc = g[rBB],a;
    if (arg_loc.h \&\& 9fffffff) mb = zero_octa;
    else arg_loc.h \&\& 29, mb = magic_read(arg_loc);
    arg_loc = incr(g[rBB],a,8);
    if (arg_loc.h \&\& 9fffffff) ma = zero_octa;
    else arg_loc.h \&\& 29, ma = magic_read(arg_loc);
}
\end{verbatim}

This code is used in section 372.
381. The subroutine `mmgetchars(buf, size, addr, stop)` reads characters starting at address `addr` in the simulated memory and stores them in `buf`, continuing until `size` characters have been read or some other stopping criterion has been met. If `stop < 0` there is no other criterion; if `stop = 0` a null character will also terminate the process; otherwise `addr` is even, and two consecutive null bytes starting at an even address will terminate the process. The number of bytes read and stored, exclusive of terminating nulls, is returned.

(Subroutines 14) +≡

```c
int mmgetchars(buf, size, addr, stop)
    char *buf;
    int size;
    octa addr;
    int stop;
{
    register char *p;
    register int m;
    octa a, x;
    if (((addr.h & #fffffff) ∨ (incr(addr, size - 1).h & #fffffff)) ∧ size) {
        fprintf(stderr, "Attempt to get characters from off the page!
"); return 0;
    }
    for (p = buf, m = 0, a = addr, a.h ≧ 29; m < size; ) {
        x = magic_read(a);
        if ((a.l & #7) ∨ m > size - 8) (Read and store one byte; return if done 382)
            else (Read and store up to eight bytes; return if done 383)
        p++;
        m++, a = incr(a, 1);
    }
```

This code is used in section 381.
\section*{383. \hspace{1cm} (Read and store up to eight bytes; \textbf{return} if done 383) $\equiv$}

\begin{verbatim}
   \{  
   *p = x.h >> 24;
   if (!*p \& (stop \equiv 0 \lor (stop > 0 \\& x.h < \#10000))) return m;
   *(p + 1) = (x.h >> 16) \& \#ff;
   if (!(*p + 1) \& stop \equiv 0) return m + 1;
   *(p + 2) = (x.h >> 8) \& \#ff;
   if (!(*p + 2) \& (stop \equiv 0 \lor (stop > 0 \& x.h \& \#ffff) \equiv 0))) return m + 2;
   *(p + 3) = x.h \& \#ff;
   if (!(*p + 3) \& stop \equiv 0) return m + 3;
   *(p + 4) = x.l >> 24;
   if (!(*p + 4) \& (stop \equiv 0 \lor (stop > 0 \& x.l < \#10000))) return m + 4;
   *(p + 5) = (x.l >> 16) \& \#ff;
   if (!(*p + 5) \& stop \equiv 0) return m + 5;
   *(p + 6) = (x.l >> 8) \& \#ff;
   if (!(*p + 6) \& (stop \equiv 0 \lor (stop > 0 \& x.l \& \#ffff) \equiv 0))) return m + 6;
   *(p + 7) = x.l \& \#ff;
   if (!(*p + 7) \& stop \equiv 0) return m + 7;
   p += 8, m += 8, a = incr(a, 8);
   \}
\end{verbatim}

This code is used in section 381.

\subsection*{384. The subroutine \textit{mmputchars} \textbf{(buf, size, addr)} puts \textit{size} characters into the simulated memory starting at memory \textit{addr}.}

\begin{verbatim}
(\text{Subroutines 14}) + \equiv
\begin{verbatim}
void mmputchars(buf, size, addr)
   unsigned char *buf;
   int size;
   octa addr;
   \{
   register unsigned char *p;
   register int m;
   octa a, x;
   if (((addr.h & \#9fffffff) \lor (incr(addr, size - 1).h & \#9fffffff)) \& size) {
      fprintf(stderr, "Attempt to put characters off the page!\n");
      return;
   }
   for (p = buf, m = 0, a = addr, a.h >>= 29; m < size; ) {
      if (((a.l & \#7) \lor m > size - 8) \{ Load and write one byte 385\})
         else \{ Load and write eight bytes 386\};
   }
\end{verbatim}
\end{verbatim}
§385. ⟨Load and write one byte⟩ ≡

```
register int s = 8 * (¬a.l & #3);
        x = magic_read(a);
        if (a.l & #4) x.l ⊕= (((x.l >> s) ⊕ *p) & #ff) ≪ s;
        else x.h ⊕= (((x.h >> s) ⊕ *p) & #ff) ≪ s;
        magic_write(a, x);
        p++, m++, a = incr(a, 1);
```

This code is used in section 384.

§386. ⟨Load and write eight bytes⟩ ≡

```
x.h = (*p ≪ 24) + (*p + 1) ≪ 16) + (*p + 2) ≪ 8) + (*p + 3);
x.l = (*p + 4) ≪ 24) + (*p + 5) ≪ 16) + (*p + 6) ≪ 8) + (*p + 7);
magic_write(a, x);
p += 8, m += 8, a = incr(a, 8);
```

This code is used in section 384.

§387. When standard input is being read by the simulated program at the same time as it is being used for interaction, we try to keep the two uses separate by maintaining a private buffer for the simulated program’s StdIn. Online input is usually transmitted from the keyboard to a C program a line at a time; therefore an fgets operation works much better than fread when we prompt for new input. But there is a slight complication, because fgets might read a null character before coming to a newline character. We cannot deduce the number of characters read by fgets simply by looking at strlen(stdin_buf).

(Subroutines 14) +≡

```
char stdin_chr()
{
    register char *p;
    while (stdin_buf_start ≡ stdin_buf_end) {
        printf("StdIn>"); fflush(stdout);
        fgets(stdin_buf, 256, stdin);
        stdin_buf_start = stdin_buf;
        for (p = stdin_buf; p < stdin_buf + 256; p++)
            if (*p ≡ ‘\n’) break;
        stdin_buf_end = p + 1;
    }
    return *stdin_buf_start++;
}
```

§388. ⟨Global variables 20⟩ +≡

```
char stdin_buf[256]; /* standard input to the simulated program */
char *stdin_buf_start; /* current position in that buffer */
char *stdin_buf_end; /* current end of that buffer */
```
389. Index.

??: 25.
_ADDC_: 6.  
_a: 44, 91, 167, 381, 384.
_aaaa: 237, 243, 244.
ABSTIME: 89.
ADD: 47.
addr: 47.
addr: 49, 51, 140.
_ADDI_: 47.
addr: 49, 51, 139.
ADDRUI: 47.
after: 282.
_addr: 192, 193, 195, 205.
alloc_slot: 204, 205, 218, 222, 225, 261, 272, 274, 276, 298, 300, 326.
Alpha computers: 217.
_AND: 47.
_ANDI_: 47.
_ANDNI_: 47.
_ANDNH_: 47.
_ANDNI_: 47.
_ANDNML: 47.
_ANDNML: 47.
arg_count: 374, 380.
arg_loc: 380.
_ARGS: 6, 9, 13, 18, 21, 24, 27, 30, 32, 34, 38, 42, 45, 55, 62, 72, 90, 93, 94, 96, 156, 158, 161, 169, 171, 173, 175, 178, 180, 182, 184, 186, 188, 190, 192, 195, 198, 200, 202, 204, 208, 209, 212, 240, 250, 252, 254, 376, 377.
arith_exc: 44, 46, 59, 98, 100, 146, 307, 308.
Attempt to get characters...: 381.
Attempt to put characters...: 384.
aux: 20, 21, 234.
avoid_D: 273, 277.
awaken: 125, 222, 224, 245.

b: 44, 56, 82, 157, 167, 172.
bad_fetch: 288, 293, 296, 298, 391.
bad_inst_mask: 304, 305, 323.
bad_resume: 323.
BDIF: 47.
bdif: 49, 51, 344.
BDIFI: 47.
before: 282.
BEV: 47.
BEVB: 47.
big-endian versus little-endian: 304.
bit_code_map: 54, 56.
BN: 47.
BNB: 47.
BNN: 47.
BNNB: 47.
BNP: 47.
BNPB: 47.–  
BNZ: 47.–  
BNZB: 47.
BOD: 47.
BODB: 47.
bool_mult: 21, 344.
BP: 47.
bp: 150, 151, 152, 153.
bp_amask: 151, 152, 153, 154.
bp_b: 150, 151, 152, 153.
bp_bad_stat: 154, 155, 162.
bp BCMask: 151, 152, 153, 154.
bp_c: 150, 153.
bp_cmask: 151, 152, 153, 154.
bp_good_stat: 154, 155, 162.
bp_n: 150, 153.
bp_nmask: 152, 153, 154.
bp_np: 152, 153, 154, 160.
bp_ok_stat: 152, 154, 162.
bp_rev_stat: 152, 154, 162.
bp_table: 150, 151, 152, 160, 162.
BPB: 47.
br: 49, 51, 85, 106, 152, 155.
browsepoint: 9, 10, 304.
browsepoint击: 10, 12, 304.
buf: 381, 384.
bus_words: 214, 216, 219, 223, 297.
byte_diff: 21, 344.
BZ: 47.
BZB: 47.
cache_addr: 192, 193, 196, 201, 205, 217.
caches: 163.
cacheset: 167, 186, 187, 188, 189, 190, 191, 193, 194, 196, 205.
callor: 213.
cc: 158, 159, 167, 177, 181, 184, 185, 222, 224, 233, 234, 237, 245, 357.
choose_victim: 186, 187, 196, 205.
chunknode: 206, 207.
clean_ctl: 230, 231, 361, 368.
Clock time is...: 14.
cmp: 49, 51, 143.
CMP: 47.
cmp_fin: 348.
cmp_nz: 143, 348.
cmp_pos: 143, 348.
cmp_zero: 143, 348.
cmp_zero_or_invalid: 348.
CMPi: 47.
cmpu: 49, 51, 143.
CMPI: 47.
CMPU: 47.
co: 76, 81, 82, 237, 243, 244.
confusion: 13, 28, 135, 185, 187.
control_struct: 23, 44.
cool_S: 75, 98, 100, 110, 113, 114, 118, 119, 120, 145, 147, 337.
copy_block: 184, 185, 217, 221.
copy_in_time: 167, 217, 222, 224, 237, 276.
copy_out_time: 167, 203, 221, 233, 244, 259.
coroutine_bit: 8, 10, 125.
coroutine_struct: 23.
count: 216, 219, 223.
count_bits: 21, 344.
cset: 49, 51, 345.
CSEV: 47.
CSEVI: 47.
CSN: 47.
CSNI: 47.
CSNN: 47.
CSNNI: 47.
CSNP: 47.
CSNPI: 47.
CSNZ: 47.
CSNZI: 47.
CSOD: 47.
CSODI: 47.
CSP: 47.
CSPI: 47.
CSWAP: 47, 271, 281.
CSWAPI: 47.
CSZ: 47.
CSZI: 47.
ctl: 23, 30, 31, 32, 44, 81, 124, 125, 128, 134, 222, 224, 231, 236, 243, 244, 245, 249, 255, 286.
ctl_change_bit: 81, 83, 85.
cur_O: 44, 46, 100, 145, 147.
cur_round: 20, 346.
cur_S: 44, 46, 100, 145, 147.
cur_time: 28, 29, 125.
fetch_bot: 69, 73, 74, 75, 301.
fetch_co: 285, 286, 287.
fetch_ctl: 285, 286.
fetch_hi: 285, 294, 297, 301.
fetch_lo: 285, 294, 297, 301, 304.
fetch_max: 59, 284, 301.
fetch_one: 301.
fetchRetry: 298, 300.
fetch_top: 69, 71, 73, 74, 75, 301.
fetched: 284, 285, 294, 297, 301, 304.
flush: 387.
fgets: 371, 372.
Fgetws: 371, 372.
fill_from_mem: 129, 222, 224, 237.
fill_from_S: 129, 224, 237.
filler: 167, 176, 195, 196, 204, 218, 224, 225, 261, 272, 274, 298, 300, 326.
filler_ctl: 167, 176, 225, 236, 261, 272, 274, 298, 300, 326.
fin_bflot: 346.
fin_flot: 346.
fin_id: 279.
fin_st: 281.
fin_uflot: 346.
finish_store: 272, 279, 280.
fint: 49, 51, 346, 347.
FIN: 47.
fintegerize: 21, 346.
first: 216.
fixed: 49, 51, 346, 347.
FIX: 47.
fixed: 21, 346.
FIXU: 47.
flags: 80, 81, 83, 312, 320.
float8: 21, 346.
flot: 49, 51, 346, 347.
FLOT: 47.
FLOTI: 47.
FLOTU: 47.
FLOTB: 47.
flush_cache: 202, 203, 205, 217, 233, 234, 263.
flush_to_S: 129, 217.
flusher_ctl: 167.
fmul: 49, 51, 346.
FMUL: 47.
fmult: 21, 346.
Fopen: 371, 372.
fpplus: 21, 346.
fprintf: 13, 381, 384.
Fputs: 371, 372.
Fputs: 371, 372.
fread: 387.
Fread: 371, 372.
freeze dispatch: 75, 81, 118, 355.
from: 49, 51, 320, 350, 351.
FREM: 47.
frem_max: 349, 351.
fremstep: 21, 350, 351.
floor: 21, 346.
Fseek: 371, 372.
fsqrt: 49, 51, 346, 347.
FSQRT: 47.
fsub: 49, 51, 346.
FSUB: 47.
Ftell: 371, 372.
FUN: 47, 348.
func: 75, 76, 77, 79.
func struct: 76.
FUNE: 47, 348.
funcq: 49, 51, 348.
funcit: 77, 79, 82.
funcit_count: 77, 79, 82.
fwrite: 371, 372.
g: 86, 167, 172.
get: 49, 51, 118, 146, 328.
GET: 47.
GETA: 47.
GETAB: 47.
gg: 167, 170, 172, 216.
GO: 47, 235.
GOI: 47.
gotDT: 272.
gotJT: 291, 298.
got_one: 291, 300, 301.
h: 17, 151, 152, 210, 213.
internal_op_name: 46, 50
internal_opcode: 44, 49, 51, 246.
Interrupts: 306.
INTERVAL_TIMEOUT: 57, 314.
IPTco: 235, 236, 237.
IPTctl: 235, 236.
IPTname: 235, 236.
is_dirty: 169, 170, 177, 205, 233, 234.
is_load_store: 307, 310, 316, 320.
is_subnormal: 346, 348, 350, 351.
is_trivial: 346, 350.
issue_bit: 8, 10, 81, 145, 146, 147, 149, 283, 310, 314, 319, 320, 321.
IT_miss: 291, 295, 298, 299.
Ihit_and_miss: 291, 292, 296, 298, 299.
i: 185, 216.
IIADDU: 47.
IIADDUI: 47.
illegal_inst: 118, 347.
incgamma: 49, 113, 147, 323, 327, 338.
INCH: 47.
INCL: 47.
INCHH: 47.
INCHL: 47.
Incorrect implementation...: 22.
increase_L: 110, 312.
inst: 68, 73, 75, 84, 100, 110, 114, 228, 229, 304, 323, 335, 341.
inst_ptr: 71, 73, 81, 85, 119, 120, 122, 123, 160, 284, 288, 290, 294, 301, 302, 304, 308, 309, 310, 312, 314, 322, 323.
interactive_read_bit: 8.
internal_op: 51, 80, 320.
little-endian versus big-endian: 304.
load_cache: 200, 201, 222, 224, 237.
load_sf: 21, 279.
loc: 44, 46, 68, 73, 80, 81, 84, 85, 100, 118, 119, 122, 144, 149, 151, 152, 160, 236, 266, 271, 296, 304, 320, 322, 323, 331, 355, 364, 368, 372.
lockloc: 23, 37, 125, 145, 234, 257, 279, 287, 301, 360, 361, 364.
lring_size: 86, 88, 89, 114.
ma: 372, 380.
magic_done: 372.
magic_write: 377, 379, 385, 386.
makesid_ready: 271.
mask: 282.
max: 268, 292.
max_mem_slots: 86, 89.
max_pipe_op: 49, 133, 136.
max_read_command: 49, 81.
max_rename_regs: 86, 89.
max_stage: 26, 129.
max_sys_call: 371, 372.
mem_chunks: 207, 213.
mem_chunks_max: 206, 207, 213.
mem_direct: 257.
mem_slots: 63, 86, 89, 111, 145, 147, 256.
mem_write: 208, 212, 213, 216, 260, 379.
mem_write_time: 214, 216, 260.
mem_x: 44, 46, 100, 111, 113, 117, 123, 144, 145, 146, 147, 255, 327, 339, 355.
rmgetchars: 377, 381.
mnimx_close: 372, 376.
mnimx_get: 372, 376.
mnimx_getws: 372, 376.
mnimx_open: 372, 376.
mnimx_fputs: 372, 376.
mnimx_fputws: 372, 376.
mnimx_fread: 372, 376.
mnimx_fseek: 372, 376.
mnimx_ftell: 372, 376.
mnimx_ftell: 372, 376.
MMIX_init: 1, 9, 10.
mnimx_op: 44, 47, 75, 156, 157.
MMIX_run: 1, 9, 10.
mvm: 377, 384.
mmod: 21, 167, 217, 257, 263.
mor: 49, 51, 344.
mor: 47.
more.chunks are needed: 213.
mori: 47.
mul: 49, 51, 343.
muli: 47.
muli: 47, 51, 121, 343.
MULU: 47.
MULUI: 47.
mul0: 49, 343.
mul1: 49, 343.
mul2: 49.
mul3: 49.
mul4: 49.
mul5: 49.
mul6: 49.
mul7: 49.
mul8: 49, 343.
mux: 49, 51, 142.
MUX: 47.
MUXI: 47.
MXOR: 47.
MXORI: 47.
my_div: 7.
my_sqrt: 7.
my_random: 47.
N_BIT: 54, 271.
RAND: 47.
NANDI: 47.
NEG: 47.
neg_one: 20, 22, 143, 236, 282, 372.
NEGI: 47.
NEGU: 47.
new_fetch: 288, 298, 301, 302.
new_head: 74, 75, 85, 120.
new_L: 120.
new_Q: 146, 148, 149, 310, 314, 329.
new_tail: 301.
next_sync: 364.
no_hardware_PT: 242, 272, 298.
NONEXISTENT_MEMORY: 57.
noop: 49, 51, 80, 118, 122, 322, 323, 327, 332, 337.
noop_insn: 118, 227.
NOR: 47.
NORI: 47.
Note_usage: 188, 189, 190, 196.
noted: 68, 73, 75, 85, 304, 323.
nullifying: 75, 85, 146, 147, 310, 315, 316.
NXOR: 47.
NXORI: 47.
a: 19, 40, 157, 246.
Q_BIT: 54.
aand: 21, 241.
orf: 49, 51, 344.
ODIF: 47.
ODIFI: 47.
odie: 21, 343.
old_hot: 60, 64, 276, 283, 310, 322, 328, 329, 342, 351, 353, 356, 364.
old_tail: 64, 69, 70, 74, 75, 85, 160, 308, 309.
ominus: 21, 139, 140, 344.
omull: 21, 343.
op: 44, 46, 75, 80, 81, 82, 84, 85, 100, 102, 103, 108, 109, 112, 113, 114, 117, 124, 139, 151, 152, 155, 156, 157, 236, 256, 271, 279, 281, 282, 312, 320, 321, 327, 332, 339, 344, 345, 346, 348.
opcode_name: 48, 73.
operating system: 243.
oplus: 21, 139, 140, 241, 265, 331.
ops: 76, 79, 82.
or: 49, 51, 114, 138.
or: 47, 114.
ori: 47.
ori: 47.
ORL: 47.
ORMH: 47.
ORML: 47.
or: 49, 51, 138.
ORNI: 47.
ORNI: 47.
overflow: 20, 21, 343.
owner: 44, 46, 63, 67, 73, 81, 124, 134, 144, 145, 244, 314, 357.
p: 26, 28, 33, 35, 40, 63, 73, 120, 170, 172, 179, 185, 187, 189, 191, 193, 196, 201, 204, 206, 205,
prego: 47, 235.
pregoi: 47.
pred: 49, 51, 81, 227, 265, 266, 269, 271, 272, 273, 274.
predl: 47.
predl1: 47.
prest: 47.
pres_span: 275, 276.
pres_win: 267, 276.
presti: 47.
print_bits: 46, 55, 56, 73.
print_cache: 175, 176.
print_cache_block: 171, 172, 177.
print_control_block: 45, 46, 63, 81, 125, 145, 146, 147.
print_coroutine_id: 24, 25, 28, 33, 63, 73, 81, 125, 145.
print_fetch_buffer: 72, 73, 253.
print_locks: 10, 35, 39.
print_octa: 18, 19, 43, 46, 73, 91, 146, 149, 152, 160, 176, 251, 283, 310, 314, 319, 320, 321.
print_pipe: 10, 252, 253.
print reorder_buffer: 62, 63, 253.
print_spec: 42, 43, 46.
print_specnode: 43, 46.
print specnode id: 43, 73, 90, 91.
print_stats: 161, 162.
print tripl warning: 373, 376.
print tripl_write_buffer: 250, 251, 253.
privileged inst: 118, 355.
program counter: 284.
prot_offset: 54, 269, 293, 298.
prototypes for functions: 6.
ptr_c: 44, 224, 225, 236, 237.
pushgo: 47.
pushgo: 49, 51, 85, 110, 119, 331.
pushgdi: 47.
pushj: 47.
SYNC: 47.
SYNCD: 47.
SYNCDI: 47.
SYNCDI: 47.
syncid: 47.
sys_call: 371.
system dependencies: 17, 89.
t: 35, 82, 95, 97, 197, 241.
tagmask: 167, 192, 193, 205.
tail: 64, 69, 71, 73, 74, 85, 120, 160, 301, 304, 308, 309, 316.
tdif: 49, 51, 344.
tdif_l: 344.
tdif_i: 47.
terminate: 125, 126, 144, 215, 217, 221, 222, 224, 232, 237.
tetra: 17, 21, 68, 73, 76, 78, 91, 120, 206, 210, 213, 246, 255.
thinking big: 58, 74.
third_operand: 103, 107, 108.

This can't happen: 13.
ticks: 10, 14, 28, 64, 87, 187, 251, 256, 257.
time: 89.
TLB: 163.
trapo: 141.

Tomasulo, Robert Marco: 58.

trans: 241.

translation caches: 163.
trap: 49, 51, 80, 81, 82, 85, 103, 149, 310, 312, 313, 317, 320.
TRAP: 47, 80, 82, 320.
trap_loc: 373.

trip: 49, 51, 80, 85, 312, 313, 317.

TRIP: 47.


true_head: 74, 81.
t: 26.

u: 21, 75, 79, 97.
uninitialized_memory...: 210.
unit_busy: 82.
unit_found: 82.
UNKNOWN_SPEC: 71, 73, 85, 120, 123, 290, 309.
unsav: 40, 327, 332.
UNSAVE: 47, 81, 102, 279, 332, 335.
unsav: 49, 51, 327, 332.
unschedule: 32, 33, 145, 287.
unsound: 21.
up: 40, 73, 85, 86, 89, 93, 95, 97, 100, 102, 114, 116, 117, 120, 123, 227, 254, 255, 312, 333, 334.
usage: 44, 46, 81, 100, 146, 324.
v: 167.
V_BIT: 54, 140, 141, 282, 343.
val: 208, 212, 213, 379.
vansch_cntl: 127, 128.
verbose: 4, 10, 28, 33, 46, 81, 125, 145, 146, 147, 149, 152, 160, 171, 210, 283, 310, 314, 319, 320, 321.
VERSION: 89.
victim: 167, 177, 181, 193, 196, 199, 205, 233, 234.
VIIIADDU: 47.
VIIIADDUI: 47.
virt: 241.
vrlp: 167, 196, 199, 205.
vv: 167, 177, 181, 193, 196, 199, 205, 233, 234.
W_BIT: 54, 346.
wait_or_pass: 288, 292, 295, 296.
wdif: 49, 51, 344.
WDIF: 47.
WDIPI: 47.
wow: 11.
WRITE_ALLOC: 166, 167, 217, 257.
WRITE_BACK: 166, 167, 217, 263.
write_co: 248, 249.
write_ccl: 248, 249, 360.
write_from_wbuf: 129, 249, 257, 272.
write_restart: 257, 261.
write_diff: 21, 344.
x: 21, 44, 56, 119, 120, 381, 384.
X_is_dest_bit: 83, 101, 312, 320.
XOR: 47.
XORI: 47.
XVIADD: 47.
XVIADDU: 47.
y: 21, 44.
zy: 75, 84, 85, 109, 120.
z: 21, 44.
Z_BIT: 54.
zap-cache: 180, 181, 358, 359, 360.
zero_spec: 41, 85, 100, 109, 112, 113, 114.
zs: 49, 51, 345.
ZSEV: 47.
ZSEVI: 47.
ZSN: 47.
ZSNI: 47.
ZSNN: 47.
ZSNMI: 47.
ZSNP: 47.
ZSNPI: 47.
ZSNZ: 47.
ZSNZI: 47.
ZSOD: 47.
ZSO: 47.
ZSPI: 47.
ZSZ: 47.
ZSZI: 47.
Allocate a slot $p$ in the S-cache 218 Used in section 217.
Assign a functional unit if available, otherwise goto stall 82 Used in section 75.
Begin an interruption and break 317 Used in section 146.
Begin execution of a stage-two operation 351 Used in section 135.
Begin execution of an operation 132 Used in section 130.
Begin fetch with known physical address 296 Used in section 288.
Begin fetch without I-cache lookup 295 Used in section 291.
Cases 0 through 4, for the D-cache 233 Used in section 232.
Cases 5 through 9, for the S-cache 234 Used in section 232.
Cases for control of special coroutines 126, 215, 217, 222, 224, 232, 237, 257 Used in section 125.
Cases for stage 1 execution 155, 313, 325, 327, 328, 329, 331, 356 Used in section 132.
Cases to compute the results of register-to-register operation 137, 138, 139, 140, 141, 142, 143, 343, 344, 345, 346, 348, 350 Used in section 132.
Cases to compute the virtual address of a memory operation 265 Used in section 132.
Check for a hit in pending writes 278 Used in section 273.
Check for external interrupt 314 Used in section 64.
Check for security violation, break if so 149 Used in section 67.
Check for sufficient rename registers and memory slots, or goto stall 111 Used in section 75.
Check for prest with a fully spanned cache block 275 Used in section 274.
Check the protection bits and get the physical address 269 Used in sections 268, 270, and 272.
Clean the D-cache block for data-z.o, if any 366 Used in section 364.
Clean the I-cache block for data-z.o, if any 365 Used in section 364.
Clean the S-cache block for data-z.o, if any 367 Used in section 364.
Clean the data caches 361 Used in section 356.
Commit and/or deissue up to commit_max instructions 67 Used in section 64.
Commit the hottest instruction, or break if it’s not ready 146 Used in section 67.
Commit to memory if possible, otherwise break 256 Used in section 146.
Compute the new entry for cinbuf and give the caller a sneak preview 245 Used in section 237.
Continue this command on the next cache block 369 Used in section 364.
Convert relative address to absolute address 84 Used in section 75.
Copy data from $p$ into cinbuf 226 Used in section 224.
Copy the data from block $q$ to fetched 294 Used in sections 292 and 296.
Copy Scache-inbuf to slot $p$ 229 Used in section 217.
Declare mmix_opcode and internal_opcode 47, 49 Used in section 44.
Deissue all but the hottest command 310 Used in section 314.
Deissue the coolest instruction 145 Used in section 67.
Determine the flags, $f$, and the internal opcode, $i$ 80 Used in section 75.
Dispatch an instruction to the cool block if possible, otherwise goto stall 101 Used in section 75.
Dispatch one cycle’s worth of instructions 74 Used in section 64.
Do a simultaneous lookup in the D-cache 268 Used in section 267.
Do a simultaneous lookup in the I-cache 292 Used in section 291.
Do load/store stage 1 without D-cache lookup 270 Used in section 267.
Do load/store stage 2 without D-cache lookup 277 Used in section 273.
Do load/store stage 1 with known physical address 271 Used in section 266.
Do stage 1 of LDVTS 353 Used in section 352.
Do the final SAVE 340 Used in section 339.
Either halt or print warning 373 Used in section 372.
Execute all coroutines scheduled for the current time 125 Used in section 64.
External prototypes 9, 38, 161, 175, 178, 180, 209, 212, 252 Used in sections 3 and 5.
External routines 10, 39, 162, 176, 179, 181, 210, 213, 253 Used in section 3.
(Fill $\text{Scache--inbuf}$ with clean memory data 219) Used in section 217.
(Finish a $\text{CSwap}$ 283) Used in section 281.
(Finish a store command 281) Used in section 280.
(Finish execution of an operation 144) Used in section 130.
(Forward the new data past the D-cache if it is write-through 263) Used in section 257.
(Generate an instruction to save $g[yy]$ 339) Used in section 337.
(Generate an instruction to unsave $g[yy]$ 333) Used in section 332.
(Get ready for the next step of $\text{PREGO}$ 229) Used in section 81.
(Get ready for the next step of $\text{PRELD}$ or $\text{PREST}$ 228) Used in section 81.
(Get ready for the next step of $\text{SAVE}$ 341) Used in section 81.
(Get ready for the next step of $\text{UNSAVE}$ 335) Used in section 81.
(Handle an internal $\text{SAVE}$ when it’s time to store 342) Used in section 281.
(Handle an internal $\text{UNSAVE}$ when it’s time to load 336) Used in section 279.
(Handle interrupt at end of execution stage 307) Used in section 144.
(Handle special cases for operations like $\text{prego}$ and $\text{lddst}$ 289, 352) Used in section 266.
(Handle write-around when flushing to the S-cache 221) Used in section 217.
(Handle write-around when writing to the D-cache 259) Used in section 257.
(Header definitions 6, 7, 8, 52, 57, 129, 166) Used in sections 3 and 5.
(Ignore the item in $\text{write\_head}$ 264) Used in section 257.
(Insert an instruction to advance beta and L 112) Used in section 110.
(Insert an instruction to advance gamma 113) Used in sections 110, 119, and 337.
(Insert an instruction to decrease gamma 114) Used in section 120.
(Insert dummy instruction for page table emulation 302) Used in section 298.
(Insert special operands when resuming an interrupted operation 324) Used in section 103.
(Insert $\text{data\_bo}$ into the proper field of $\text{data\_x.o}$, checking for arithmetic exceptions if signed 282) Used in section 281.
(Install a new instruction into the tail position 304) Used in section 301.
(Install default fields in the cool block 100) Used in section 75.
(Install register X as the destination, or insert an internal command and $\text{goto}$ $\text{dispatch\_done}$ if X is marginal 110) Used in section 75.
(Install the operand fields of the cool block 103) Used in section 101.
/Internal prototypes 13, 18, 24, 27, 30, 32, 34, 42, 45, 55, 62, 72, 90, 92, 94, 96, 156, 158, 169, 171, 173, 182, 184, 186, 188, 190, 192, 195, 198, 200, 202, 204, 240, 250, 254, 377) Used in section 3.
(Issue j pseudo-instructions to compute a page table entry 244) Used in section 243.
(Issue the cool instruction 81) Used in section 75.
(“Load and write eight bytes 386) Used in section 384.
(“Load and write one byte 385) Used in section 384.
(Local variables 12, 124, 258) Used in section 10.
(Look at the head instruction, and try to dispatch it if $j < \text{dispatch\_max}$ 75) Used in section 74.
(Look up the address in the DT-cache, and also in the D-cache if possible 267) Used in section 266.
(Look up the address in the IT-cache, and also in the I-cache if possible 291) Used in section 288.
(Magically do an I/O operation, if $\text{cool}\_loc$ is rT 372) Used in section 322.
(Make sure $\text{cool}\_L$ and $\text{cool}\_G$ are up to date 102) Used in section 101.
(Nullify the hottest instruction 147) Used in section 146.
(Other cases for the fetch coroutine 298, 301) Used in section 288.
(Pass data to the next stage of the pipeline 134) Used in section 130.
(Perform one cycle of the interrupt preparations 318) Used in section 64.
(Perform one machine cycle 64) Used in section 10.
(Predict a branch outcome 151) Used in section 85.
Write the dirty data of
Wait, if necessary, until the instruction pointer is known
Wait till write buffer is empty
Wait if there's an unfinished load ahead of us
Wait for input data if necessary; set
Update the
Update IT-cache usage and check the protection bits
Start up auxiliary coroutines to compute the page table entry
Start the S-cache filler
Set
cool
Set
cool
Set
cool
Set resumption registers (rB, $255) or (rBB, $255)
Set resumption registers (rW, rX) or (rWW, rXX)
Set resumption registers (rY, rZ) or (rYY, rZZ)
Set things up so that the results become known when they should
Set up the first phase of saving
Set up the first phase of unsaving
Set cool-b and/or cool-ra from special register
Set cool-b from register X
Set cool-y from register Y
Set cool-z as an immediate wyde
Set cool-z from register Z
Simulate an action of the fetch coroutine
Simulate later stages of an execution pipeline
Simulate the first stage of an execution pipeline
Special cases for states in later stages
Special cases for states in the first stage
Special cases of instruction dispatch
Start the S-cache filler
Start up auxiliary coroutines to compute the page table entry
Subroutines
Swap cache blocks p and q
Try to get the contents of location data-z.o in the D-cache
Try to get the contents of location data-z.o in the I-cache
Try to put the contents of location write_head-addr into the D-cache
Type definitions
Undo data structures set prematurely in the cool block and break
Update IT-cache usage and check the protection bits
Update rG
Update the page variables
Use cleanup on the cache blocks for data-z.o, if any
Wait for input data if necessary; set state = 1 if it's there
Wait if there's an unfinished load ahead of us
Wait till write buffer is empty
Wait, if necessary, until the instruction pointer is known
Write directly from write_head to memory
Write the data into the D-cache and set state = 4, if there's a cache hit
Write the dirty data of c-outbuf and wait for the bus
(Zap the instruction and data caches 359)  Used in section 356.
(Zap the translation caches 358)  Used in section 356.
(mmix-pipe.h 5)
MMIX-PIPE

Introduction ....................................................... 1 1
Low-level routines .................................................. 16 7
Coroutines .......................................................... 23 9
Lists ................................................................. 47 16
Dynamic speculation ............................................... 58 23
The dispatch stage .................................................. 68 28
The execution stages ............................................... 124 46
The commission/deissue stage ...................................... 145 53
Branch prediction ................................................... 150 56
Cache memory ....................................................... 163 60
Simulated memory ................................................... 206 73
Cache transfers ..................................................... 217 77
Virtual address translation ...................................... 235 85
The write buffer .................................................... 246 89
Loading and storing .................................................. 265 96
The fetch stage ...................................................... 284 107
Interrupts ............................................................ 306 114
Administrative operations ......................................... 327 122
More register-to-register ops ..................................... 343 127
System operations ................................................... 352 131
Input and output .................................................... 371 138
Index .................................................................. 389 144

© 1999 Donald E. Knuth

This file may be freely copied and distributed, provided that no changes whatsoever are made. All users are asked to help keep the MMIXware files consistent and “uncorrupted,” identical everywhere in the world. Changes are permissible only if the modified file is given a new name, different from the names of existing files in the MMIXware package, and only if the modified file is clearly identified as not being part of that package. (The CWEB system has a “change file” facility by which users can easily make minor alterations without modifying the master source files in any way. Everybody is supposed to use change files instead of changing the files.) The author has tried his best to produce correct and useful programs, in order to help promote computer science research, but no warranty of any kind should be assumed.